SLOS091E – OCTOBER 1987 – REVISED FEBRUARY 2002

- Trimmed Offset Voltage: TLC277 ... 500 μV Max at 25°C, V_{DD} = 5 V
- Input Offset Voltage Drift . . . Typically 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range: 0°C to 70°C ... 3 V to 16 V -40°C to 85°C ... 4 V to 16 V -55°C to 125°C ... 4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix types)
- Low Noise . . . Typically 25 nV/\Hz at f = 1 kHz
- Output Voltage Range Includes Negative Rail
- High Input impedance . . . $10^{12} \Omega$ Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-In Latch-Up Immunity

description

The TLC272 and TLC277 precision dual operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds approaching those of general-purpose BiFET devices.


These devices use Texas Instruments silicongate LinCMOS[™] technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and high slew rates make these costeffective devices ideal for applications previously reserved for BiFET and NFET products. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the low-cost TLC272 (10 mV) to the high-precision TLC277 (500 μ V). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

LinCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.





NC - No internal connection

DISTRIBUTION OF TLC277 INPUT OFFSET VOLTAGE 30 473 Units Tested From 2 Wafer Lots $V_{DD} = 5 V$ T_A = 25°C 25 P Package Percentage of Units – % 20 15 10 5 n -800 -4000 400 800 VIO – Input Offset Voltage – µV

Copyright © 2002, Texas Instruments Incorporated

SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

description (continued)

			AVAILABLE	E OPTIONS			
			PAC	KAGED DEVIC	CES		0,110
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	CHIP FORM (Y)
0°C to 70°c	500 μV 2 mV 5 mV 10mV	TLC277CD TLC272BCD TLC272ACD TLC272CD			TLC277CP TLC272BCP TLC272ACP TLC272CP	— — — TLC272CPW	— — — TLC272Y
−40°C to 85°C	500 μV 2 mV 5 mV 10 mV	TLC277ID TLC272BID TLC272AID TLC272ID			TLC277IP TLC272BIP TLC272AIP TLC272IP		

AVAILARIE ORTIONS

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC277CDR).

In general, many features associated with bipolar technology are available on LinCMOSTM operational amplifiers without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC272 and TLC277. The devices also exhibit low voltage single-supply operation, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip carrier versions for high-density system applications.


The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC272 and TLC277 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.




SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002



equivalent schematic (each amplifier)

TLC272Y chip information

This chip, when properly assembled, displays characteristics similar to the TLC272C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1) Differential input voltage, V _{ID} (see Note 2) Input voltage range, V _I (any input)	$\dots \dots \pm V_{DD}$
Input current, I	
output current, I_O (each output)	
Total current into V _{DD}	
Total current out of GND	45 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation See I	Dissipation Rating Table
Operating free-air temperature, T _A : C suffix	0°C to 70°C
l suffix	40°C to 85°C
M suffix	
Storage temperature range	−65°C to 150°C
Case temperature for 60 seconds: FK package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW packag Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN-.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

		DISSIPATION RA	ATING TABLE		
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	N/A
FK	1375 mW	11 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	N/A
PW	525 mW	4.2 mW/°C	336 mW	N/A	N/A

recommended operating conditions

		C SU	FFIX	I SUF	FIX	M SU	FFIX	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, VDD		3	16	4	16	4	16	V
	$V_{DD} = 5 V$	-0.2	3.5	-0.2	3.5	0	3.5	V
Common-mode input voltage, V_{IC}	V _{DD} = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, T_A		0	70	-40	85	-55	125	°C



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST COND	TIONS	TAT	TLC272 TLC272	C, TLC2 BC, TLC		UNIT
						MIN	TYP	MAX	
		TI 00700	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
		TLC272C	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			12	
		TI 00704.0	V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5	mV
	land offerstandle as	TLC272AC	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			6.5	
VIO	Input offset voltage	TI 0070D0	V _O = 1.4 V,	V _{IC} = 0,	25°C		230	2000	
		TLC272BC	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			3000	
		TI 00770	V _O = 1.4 V,	V _{IC} = 0,	25°C		200	500	μV
		TLC277C	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			1500	
α_{VIO}	Temperature coefficient of inpu	t offset voltage			25°C to 70°C		1.8		μV/°C
					25°C		0.1	60	
ΙΟ	Input offset current (see Note 4)			70°C		7	300	pА
			V _O = 2.5 V,	V _{IC} = 2.5 V	25°C		0.6	60	
I _{IB}	Input bias current (see Note 4)				70°C		40	600	pА
						-0.2	-0.3		
					25°C	to	to		V
VICR	Common-mode input voltage ra	ange				4	4.2		
·ICK	(see Note 5)				Full range	-0.2 to		V	
					Fuirtange	3.5			v
					25°C	3.2	3.8		
√он	High-level output voltage		V _{ID} = 100 mV,	$R_L = 10 \ k\Omega$	0°C	3	3.8		V
011				-	70°C	3	3.8		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOT = 0	0°C		0	50	mV
02				01	70°C		0	50	
					25°C	5	23		
AVD	Large-signal differential voltage	amplification	$V_{O} = 0.25 V \text{ to } 2 V,$	R _I = 10 kΩ	0°C	4	27		V/mV
		·		-	70°C	4	20		
					25°C	65	80		
CMRR	Common-mode rejection ratio		$V_{IC} = V_{ICR}min$		0°C	60	84		dB
	•				70°C	60	85		
					25°C	65	95		
k SVR		upply-voltage rejection ratio	$V_{DD} = 5 V \text{ to } 10 V,$	V _O = 1.4 V	0°C	60	94		dB
	$(\Delta V_{DD}/\Delta V_{IO})$			-	70°C	60	96		
					25°C		1.4	3.2	
IDD	Supply current (two amplifiers)		$V_O = 2.5 V$, No load	V _{IC} = 2.5 V,	0°C		1.6	3.6	mA
			INU IUAU		70°C		1.2	2.6	

[†]Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091E – OCTOBER 1987 – REVISED FEBRUARY 2002

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

	PARAMETER		TEST CONDI	TIONS	т _А †	TLC272 TLC272			UNIT
					^	MIN	TYP	MAX	-
		-	V _O = 1.4 V,	VIC = 0,	25°C		1.1	10	
		TLC272C	$R_S = 50 \Omega$,	$R_L = 10 k\Omega$	Full range			12	
			V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5	mV
	· · · · · ·	TLC272AC	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			6.5	
VIO	Input offset voltage	-	V _O = 1.4 V,	VIC = 0,	25°C		290	2000	
		TLC272BC	$R_{S} = 50 \Omega,$	$R_L = 10 k\Omega$	Full range			3000	
		-	V _O = 1.4 V,	V _{IC} = 0,	25°C		250	800	μV
		TLC277C	R _S = 50 Ω,	RL = 10 kΩ	Full range			1900	
0	Tomporature coefficient of inp	ut offect veltage			25°C to		2		μV/°C
α _{VIO}	Temperature coefficient of inp	ut onset voltage			70°C		Z		μv/C
lia	Input offset current (see Note	1)			25°C		0.1	60	pА
IIO	input onset current (see Note	4)	V _O = 5 V,	$V_{10} = 5 V_{10}$	70°C		7	300	рА
l	Innut hing ourrent (and Note 4	\	$v_0 = 5 v$,	V _{IC} = 5 V	25°C		0.7	60	-
IΒ	Input bias current (see Note 4)			70°C		50	600	рА
						-0.2	-0.3		
					25°C	to 9	to 9.2		V
VICR	Common-mode input voltage (see Note 5)	range				-0.2	5.2		
					Full range	-0.2 to			V
					5	8.5			
					25°C	8	8.5		
Vон	High-level output voltage		V _{ID} = 100 mV,	$R_L = 10 \ k\Omega$	0°C	7.8	8.5		V
					70°C	7.8	8.4		
					25°C		0	50	
VOL	Low-level output voltage		V _{ID} = -100 mV,	IOT = 0	0°C		0	50	mV
					70°C		0	50	
					25°C	10	36		
AVD	Large-signal differential voltag	e amplification	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 10 \ k\Omega$	0°C	7.5	42		V/mV
					70°C	7.5	32		
					25°C	65	85		
CMRR	Common-mode rejection ratio		$V_{IC} = V_{ICR}min$		0°C	60	88		dB
					70°C	60	88		
					25°C	65	95		
k SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$		$V_{DD} = 5 V \text{ to } 10 V,$	V _O = 1.4 V	0°C	60	94		dB
					70°C	60	96		
					25°C		1.9	4	
IDD	Supply current (two amplifiers)	V _O = 5 V, No load	V _{IC} = 5 V,	0°C		2.3	4.4	mA
			NU IUdu		70°C		1.6	3.4	

[†] Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	т _А †		2I, TLC2 2BI, TL(UNIT
						MIN	TYP	MAX	
		-	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
		TLC272I	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			13	.,
		TI 007041	V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5	mV
.,		TLC272AI	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			7	
VIO	Input offset voltage		V _O = 1.4 V,	VIC = 0,	25°C		230	2000	
		TLC272BI	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			3500	
		TI 00771	V _O = 1.4 V,	V _{IC} = 0,	25°C		200	500	μV
		TLC2771	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			2000	
ανιο	Temperature coefficient of input	It offset voltage			25°C to		1.8		μV/°C
μγlΟ	Temperature coefficient of mp	it onset voltage			85°C				μν/Ο
IIO	Input offset current (see Note	1)			25°C		0.1	60	pА
U	input onset current (see Note	+)	V _O = 2.5 V,	V _{IC} = 2.5 V	85°C		24	15	рл
lin	Input bias current (see Note 4		v() = 2.5 v,	VIC - 2.5 V	25°C		0.6	60	pА
ΙB	Input bias current (see Note 4				85°C		200	35	μл
						-0.2	-0.3		.,
	0				25°C	to 4	to 4.2		V
VICR	Common-mode input voltage ((see Note 5)	ange				-0.2	7.2		
	Full range to		V						
					0	3.5			
					25°C	3.2	3.8		
∨он	High-level output voltage		V _{ID} = 100 mV,	$R_L = 10 \ k\Omega$	-40°C	3	3.8		V
					85°C	3	3.8		
					25°C		0	50	
VOL	Low-level output voltage		V _{ID} = -100 mV,	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	5	23		
AVD	Large-signal differential voltag	e amplification	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 10 \ k\Omega$	-40°C	3.5	32		V/mV
					85°C	3.5	19		
					25°C	65	80		
CMRR	Common-mode rejection ratio		VIC = VICR ^{min}		-40°C	60	81		dB
					85°C	60	86		
					25°C	65	95		
k SVR	Supply-voltage rejection ratio		$V_{DD} = 5 V \text{ to } 10 V,$	V _O = 1.4 V	-40°C	60	92		dB
	$(\Delta V_{DD}/\Delta V_{IO})$			-	85°C	60	96		
					25°C		1.4	3.2	
IDD	Supply current (two amplifiers)	1	$V_{O} = 2.5 V$,	V _{IC} = 2.5 V,	-40°C		1.9	4.4	mA
			No load		85°C		1.1	2.4	

[†] Full range is -40° C to 85° C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

	PARAMETER		TEST COND	TIONS	т _А †		2I, TLC2 2BI, TL(UNIT
						MIN	TYP	MAX	•••••
		-	V _O = 1.4 V,	VIC = 0,	25°C		1.1	10	
		TLC272I	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			13	
		TI 007041	V _O = 1.4 V,	VIC = 0,	25°C		0.9	5	mV
v	lanut affectualters	TLC272AI	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			7	
VIO	Input offset voltage		V _O = 1.4 V,	VIC = 0,	25°C		290	2000	
		TLC272BI	R _S = 50 Ω,	$R_L = 10 \ k\Omega$	Full range			3500	
		TI 00771	V _O = 1.4 V,	V _{IC} = 0,	25°C		250	800	μV
		TLC277I	R _S = 50 Ω,	$R_L = 10 \ k\Omega$	Full range			2900	
α _{VIO}	Temperature coefficient of input	it offset voltage			25°C to		2		μV/°C
~00		at onset voltage			85°C				μν/Ο
IIO	Input offset current (see Note	4)			25°C		0.1	60	pА
U			V _O = 5 V,	V _{IC} = 5 V	85°C		26	1000	prv
I _{IB}	Input bias current (see Note 4	h	v0 = 0 v,		25°C		0.7	60	pА
UD		/			85°C		220	2000	ρ/ (
					0500	-0.2	-0.3		
	Common mode innut velkome				25°C	to 9	to 9.2		V
VICR	Common-mode input voltage range (see Note 5)		-0.2	0.2					
	()				Full range	to			V
					Ū	8.5			
					25°C	8	8.5		
Vон	High-level output voltage		V _{ID} = 100 mV,	$R_L = 10 \ k\Omega$	-40°C	7.8	8.5		V
					85°C	7.8	8.5		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	10	36		
Avd	Large-signal differential voltag	e amplification	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 10 \ k\Omega$	-40°C	7	46		V/mV
					85°C	7	31		
					25°C	65	85		
CMRR	Common-mode rejection ratio		VIC = VICRmin		-40°C	60	87		dB
					85°C	60	88		
					25°C	65	95		
k SVR	Supply-voltage rejection ratio		V _{DD} = 5 V to 10 V,	V _O = 1.4 V	−40°C	60	92		dB
	$(\Delta V_{DD}/\Delta V_{IO})$			-	85°C	60	96		
					25°C		1.4	4	
IDD	Supply current (two amplifiers))	$V_{O} = 5 V$,	VIC = 5 V,	−40°C		2.8	5	mA
			No load		85°C		1.5	3.2	

[†] Full range is -40° C to 85° C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

			TEAT AAND		T . †	TLC27	2M, TLC	277M	
	PARAMETER		TEST COND	ITIONS	TA†	MIN	TYP	MAX	UNIT
			V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
.,		TLC272M	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			12	mV
VIO	Input offset voltage	TI 007714	V _O = 1.4 V,	V _{IC} = 0,	25°C		200	500	.,
		TLC277M	R _S = 50 Ω,	$R_L = 10 k\Omega$	Full range			3750	μV
αΛΙΟ	Temperature coefficient of input ovoltage	offset			25°C to 125°C		2.1		μV/° C
	lanut affaat aumant (aan Nata 4)				25°C		0.1	60	pА
IIO	Input offset current (see Note 4)		N- 05V		125°C		1.4	15	nA
	Input biog ourrent (and Note 4)		V _O = 2.5 V	V _{IC} = 2.5 V	25°C		0.6	60	pА
IВ	Input bias current (see Note 4)				125°C		9	35	nA
.,	Common-mode input voltage ran	ge			25°C	0 to 4	-0.3 to 4.2		V
VICR	(see Note 5)	-			Full range	0 to 3.5			V
					25°C	3.2	3.8		
∨он	High-level output voltage		V _{ID} = 100 mV,	$R_L = 10 \ k\Omega$	−55°C	3	3.8		V
					125°C	3	3.8		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
					25°C	5	23		
Avd	Large-signal differential voltage a	mplification	V_{O} = 0.25 V to 2 V	$R_L = 10 \ k\Omega$	−55°C	3.5	35		۷/m۱
					125°C	3.5	16		
					25°C	65	80		
CMRR	Common-mode rejection ratio		$V_{IC} = V_{ICR}min$		−55°C	60	81		dB
					125°C	60	84		
	Quantu value as asisetian as the				25°C	65	95		
^k SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$		V_{DD} = 5 V to 10 V,	V _O = 1.4 V	−55°C	60	90		dB
					125°C	60	97		
					25°C		1.4	3.2	
IDD	Supply current (two amplifiers)		$V_{O} = 2.5 V$, No load	V _{IC} = 2.5 V,	−55°C		2	5	mA
					125°C		1	2.2	

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

[†]Full range is –55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

			TEOT OON		T . †	TLC27	2M, TLC	277M	
	PARAMETER		TEST CONE	MINONS	TA†	MIN	TYP	MAX	UNIT
		TI 007014	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
.,	1 . 1 . 1	TLC272M	R _S = 50 Ω,	$R_L = 10 \ k\Omega$	Full range			12	mV
VIO	Input offset voltage	TI 007714	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		250	800	
		TLC277M	R _S = 50 Ω,	$R_L = 10 \ k\Omega$	Full range			4300	μV
αΛΙΟ	Temperature coefficient of input voltage	offset			25°C to 125°C		2.2		μV/°C
	lonut effect coment (e.e. Nete 4)				25°C		0.1	60	pА
10	Input offset current (see Note 4)				125°C		1.8	15	nA
L	lenut hier summert (see Note 4)		V _O = 5 V,	V _{IC} = 5 V	25°C		0.7	60	pА
IВ	Input bias current (see Note 4)				125°C		10	35	nA
	Common-mode input voltage ra	nae			25°C	0 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	0 to 8.5			V
					25°C	8	8.5		
∨он	High-level output voltage		V _{ID} = 100 mV,	$R_L = 10 \ k\Omega$	−55°C	7.8	8.5		V
					125°C	7.8	8.4		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
	the second stress of stress of stress to the second				25°C	10	36		
Avd	Large-signal differential voltage amplification		$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 10 \ k\Omega$	−55°C	7	50		V/m\
					125°C	7	27		
					25°C	65	85		
CMRR	Common-mode rejection ratio		VIC = VICRmin		−55°C	60	87		dB
					125°C	60	86		
					25°C	65	95		
^k SVR	Supply-voltage rejection ratio (ΔVDD/ΔVIO)		V_{DD} = 5 V to 10 V,	V _O = 1.4 V	−55°C	60	90		dB
	· ····································				125°C	60	97		
					25°C		1.9	4	
IDD	Supply current (two amplifiers)		V _O = 5 V, No load	V _{IC} = 5 V,	−55°C		3	6	mA
					125°C		1.3	2.8	

[†] Full range is -55° C to 125° C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

		TEAT OON		Т	LC272Y		
	PARAMETER	TEST CONI	JIIONS	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	V _O = 1.4 V, R _S = 50 Ω,	V _{IC} = 0, R _L = 10 kΩ		1.1	10	mV
α_{VIO}	Temperature coefficient of input offset voltage				1.8		μV/°C
١O	Input offset current (see Note 4)				0.1		pА
IIB	Input bias current (see Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V		0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 4	-0.3 to 4.2		V
Vон	High-level output voltage	V _{ID} = 100 mV,	$R_L = 10 \ k\Omega$	3.2	3.8		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	IOT = 0		0	50	mV
AVD	Large-signal differential voltage amplification	$V_{O} = 0.25 V \text{ to } 2 V$	$R_L = 10 \ k\Omega$	5	23		V/mV
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		65	80		dB
ksvr	Supply-voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	65	95		dB
IDD	Supply current (two amplifiers)	V _O = 2.5 V, No load	V _{IC} = 2.5 V,		1.4	3.2	mA

electrical characteristics, V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically. 5. This range also applies to each input individually.

electrical characteristics, V_{DD} = 10 V, T_A = 25°C (unless otherwise noted)

	DADAMETED	TEST CON		Т	LC272Y		
	PARAMETER	TEST CONI	JIIONS	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_{O} = 1.4 V,$ R _S = 50 Ω ,	V _{IC} = 0, R _L = 10 kΩ		1.1	10	mV
α_{VIO}	Temperature coefficient of input offset voltage				1.8		μV/°C
IIO	Input offset current (see Note 4)				0.1		pА
I _{IB}	Input bias current (see Note 4)	V _O = 5 V,	V _{IC} = 5 V		0.7		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 9	-0.3 to 9.2		V
VOH	High-level output voltage	V _{ID} = 100 mV,	$R_L = 10 \ k\Omega$	8	8.5		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	IOT = 0		0	50	mV
AVD	Large-signal differential voltage amplification	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 10 \ k\Omega$	10	36		V/mV
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		65	85		dB
k SVR	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	65	95		dB
IDD	Supply current (two amplifiers)	V _O = 5 V, No load	V _{IC} = 5 V,		1.9	4	mA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091E – OCTOBER 1987 – REVISED FEBRUARY 2002

operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST CO	NDITIONS	TA	TLC272C, TLC272AC, TLC272BC, TLC277C			UNIT
					MIN	TYP	MAX	
				25°C		3.6		
			VIPP = 1 V	0°C		4		
0.0		$R_L = 10 k\Omega$,		70°C		3		Mar
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		2.9		V/µs
			VIPP = 2.5 V	0°C		3.1		
				70°C		2.5		
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		25		nV/√Hz
		$V_{O} = V_{OH}$	_	25°C		320		kHz
Вом	Maximum output-swing bandwidth		C _L = 20 pF, See Figure 1	0°C		340		
		INC = 10 K32,		70°C		260		
				25°C		1.7		
В ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	0°C		2		MHz
		Occ right o		70°C		1.3		
			(-	25°C		46°		
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	0°C		47°		
		ο _L = 20 pi ,	occ rigule 5	70°C		43°		

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 10 V

	PARAMETER	TEST CO	NDITIONS	т _А	TLC272C, TLC272AC, TLC272BC, TLC277C			UNIT
					MIN	TYP	MAX	_
				25°C		5.3		
			V _{IPP} = 1 V	0°C		5.9		
0.0		R _L = 10 kΩ, C _L = 20 pF, See Figure 1		70°C		4.3		Mar
SR				25°C		4.6		V/µs
		eee rigare r	VIPP = 5.5 V	0°C		5.1		
				70°C		3.8		
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		25		nV/√Hz
	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R _L = 10 kΩ,		25°C		200		kHz
вом			C _L = 20 pF, See Figure 1	0°C		220		
				70°C		140		
				25°C		2.2		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	0°C		2.5		MHz
		See Figure 5		70°C		1.8		
				25°C		49°		
φm	Phase margin	$V_{I} = 10 \text{ mV},$	f = B ₁ , See Figure 3	0°C		50°		
		$O_{L} = 20 \text{pr}$	occ rigule 5	70°C		46°		



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

	PARAMETER	TEST CO	NDITIONS	TA	TLC272I, TLC272AI, TLC272BI, TLC277I			UNIT
					MIN	TYP	MAX	
				25°C		3.6		
			VIPP = 1 V	−40°C		4.5		
00	Class rate at write ania	$R_{L} = 10 k\Omega$,		85°C		2.8		N//
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		2.9		V/μs
		000ga.o .	VIPP = 2.5 V	-40°C		3.5		
				85°C		2.3		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		25		nV/√Hz
				25°C		320		kHz
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ $R_{I} = 10 k\Omega,$	C _L = 20 pF, See Figure 1	-40°C		380		
		$R_{L} = 10 R_{22}$		85°C		250		
				25°C		1.7		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	-40°C		2.6		MHz
		See Figure 5		85°C		1.2		1
				25°C		46°		
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	−40°C		49°		1
		$C_{L} = 20 \text{pr},$	See Figure 5	85°C	1	43°		1

operating characteristics at specified free-air temperature, V_{DD} = 5 V

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 10 V

	PARAMETER	TEST CO	NDITIONS	TA	TLC272I, TLC272AI, TLC272BI, TLC277I			UNIT
					MIN	TYP	MAX	_
				25°C		5.3		
			VIPP = 1 V	-40°C		6.8		
0.0	Slew rate at unity gain	$R_L = 10 k\Omega$,		85°C		4		N// -
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		4.6		V/µs
		Coo riguro r	V _{IPP} = 5.5 V	-40°C		5.8		
				85°C		3.5		
۷ _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		25		nV/√Hz
	Maximum output-swing bandwidth	$V_{O} = V_{OH}$		25°C		200		kHz
Вом			C _L = 20 pF, See Figure 1	-40°C		260		
		NL = 10 K32,		85°C		130		
				25°C		2.2		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	-40°C		3.1		MHz
		See Figure 5		85°C		1.7		
				25°C		49°		
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	-40°C		52°		
		ο <u> </u>		85°C		46°		



SLOS091E – OCTOBER 1987 – REVISED FEBRUARY 2002

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

		TEOT OO		-	TLC272	2M, TLC	277M	
	PARAMETER	TEST CO	NDITIONS	Τ _Α	MIN	TYP	MAX	UNIT
				25°C		3.6		
			V _{IPP} = 1 V	−55°C		4.7		
0.0	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega$, $C_L = 20 \text{ pF}$, See Figure 1		125°C		2.3		Mur
SR				25°C		2.9		V/µs
			VIPP = 2.5 V	−55°C		3.7		
				125°C		2		
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		25		nV/√Hz
	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R _L = 10 kΩ,		25°C		320		
вом			CL = 20 pF, See Figure 1	−55°C		400		kHz
				125°C		230		
				25°C		1.7		
^B 1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	−55°C		2.9		MHz
		See Figure 5		125°C		1.1		
				25°C		46°		
φm	Phase margin	$V_{I} = 10 \text{ mV},$	f = B ₁ , See Figure 3	−55°C		49°		
		$O_{L} = 20 \text{pr}$	occ rigure o	125°C		41°		

operating characteristics at specified free-air temperature, V_{DD} = 10 V

		TEST CO		-	TLC27	2M, TLC	277M	
	PARAMETER	1251 CO	NDITIONS	Τ _Α	MIN	TYP	MAX	UNIT
				25°C		5.3		
			VIPP = 1 V	−55°C		7.1		
0.5	Slew rate at unity gain	$R_L = 10 k\Omega$,		125°C		3.1		N// -
SR		C _L = 20 pF, See Figure 1	VIPP = 5.5 V	25°C		4.6		V/μs
		occ riguie r		−55°C		6.1		
				125°C		2.7		
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		25		nV/√Hz
	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R _L = 10 kΩ,		25°C		200		kHz
Вом			C _L = 20 pF, See Figure 1	−55°C		280		
				125°C		110		
				25°C		2.2		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	CL = 20 pF,	−55°C		3.4		MHz
		Gee rigure 3		125°C		1.6		
				25°C		49°		
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	−55°C		52°		
		ο <u></u> - 20 μ,		125°C		44°		



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

operating characteristics, V_DD = 5 V, T_A = 25^{\circ}C

	PARAMETER	т	EST CONDITIO	Ne	Т			
	PARAMETER	I					MAX	UNIT
0.0	Slew rate at unity gain	R _L = 10 kΩ,	C _L = 20 pF,	V _{IPP} = 1 V	3.6		Mar	
SR		See Figure 1		VIPP = 2.5 V		2.9		V/µs
Vn	Equivalent input noise voltage	f = 1 kHz,	R _S = 20 Ω,	See Figure 2		25		nV/√Hz
BOM	Maximum output-swing bandwidth	V _O = V _{OH} , See Figure 1	C _L = 20 pF,	R _L = 10 kΩ,		320		kHz
B ₁	Unity-gain bandwidth	Vj = 10 mV,	C _L = 20 pF,	See Figure 3		1.7		MHz
φm	Phase margin	V _I = 10 mV, See Figure 3	f = B ₁ ,	C _L = 20 pF,		46°		

operating characteristics, V_{DD} = 10 V, T_A = 25°C

	PARAMETER	-	EST CONDITIO	Ne	TLC272Y			UNIT	
	FARAMETER						MAX	UNIT	
0.0	Slew rate at unity gain	RL = 10 kΩ,	C _L = 20 pF,	VIPP = 1 V		5.3		Mar	
SR		See Figure 1		VIPP = 5.5 V		4.6		V/µs	
Vn	Equivalent input noise voltage	f = 1 kHz,	R _S = 20 Ω,	See Figure 2		25		nV/√Hz	
BOM	Maximum output-swing bandwidth	V _O = V _{OH} , See Figure 1	C _L = 20 pF,	R _L = 10 kΩ,		200		kHz	
B ₁	Unity-gain bandwidth	Vj = 10 mV,	C _L = 20 pF,	See Figure 3		2.2		MHz	
[¢] m	Phase margin	V _I = 10 mV, See Figure 3	f = B ₁ ,	C _L = 20 pF,		49°			





SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits


Because the TLC272 and TLC277 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




















SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLC272 and TLC277 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- 2. Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (JG and P packages)

low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 5. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002


TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	6, 7
ανιο	Temperature coefficient of input offset voltage	Distribution	8, 9
∨он	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
V _{OL}	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
Avd	Large-signal differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
I _{IB}	Input bias current	vs Free-air temperature	22
IIO	Input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
I _{DD}	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	29
B ₁	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
φm	Phase margin	vs Supply voltage vs Free-air temperature vs Load capacitance	34 35 36
Vn	Equivalent input noise voltage	vs Frequency	37
	Phase shift	vs Frequency	32, 33



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002




TYPICAL CHARACTERISTICS




SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002








SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002



TYPICAL CHARACTERISTICS[†]




SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002



TYPICAL CHARACTERISTICS[†]



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002




TYPICAL CHARACTERISTICS[†]




SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

TYPICAL CHARACTERISTICS[†]






SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002



TYPICAL CHARACTERISTICS[†]




SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002




TYPICAL CHARACTERISTICS[†]







SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002



TYPICAL CHARACTERISTICS



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

APPLICATION INFORMATION

single-supply operation

While the TLC272 and TLC277 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC272 and TLC277 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC272 and TLC277 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.





Figure 38. Inverting Amplifier With Voltage Reference



(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)

Figure 39. Common vs Separate Supply Rails



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

APPLICATION INFORMATION

input characteristics

The TLC272 and TLC277 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.5$ V at all other temperatures.


The use of the polysilicon-gate process and the careful input circuit design gives the TLC272 and TLC277 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC272 and TLC277 are well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

Unused amplifiers should be connected as grounded unity-gain followers to avoid possible oscillation.

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC272 and TLC277 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.



(a) NONINVERTING AMPLIFIER

(b) INVERTING AMPLIFIER

(c) UNITY-GAIN AMPLIFIER

Figure 40. Guard-Ring Schemes

output characteristics

The output stage of the TLC272 and TLC277 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

All operating characteristics of the TLC272 and TLC277 are measured using a 20-pF load. The devices can drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

APPLICATION INFORMATION

output characteristics (continued)




Figure 41. Effect of Capacitive Loads and Test Circuit


Although the TLC272 and TLC277 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of R_P , a voltage offset from 0 V at the output occurs. Second, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

APPLICATION INFORMATION

output characteristics (continued)






Figure 42. Resistive Pullup to Increase VOH



feedback

Operational amplifier circuits almost always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLC272 and TLC277 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.


latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC272 and TLC277 inputs and outputs were designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002



APPLICATION INFORMATION



Figure 44. State-Variable Filter






Figure 45. Positive-Peak Detector



SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002



APPLICATION INFORMATION








SLOS091E - OCTOBER 1987 - REVISED FEBRUARY 2002

APPLICATION INFORMATION



NOTE B: CMRR adjustment must be noninductive.

Figure 48. Low-Power Instrumentation Amplifier




Figure 49. Single-Supply Twin-T Notch Filter





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC272ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272AC	Samples
TLC272ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272AC	Samples
TLC272ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272AC	Samples
TLC272ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272AC	Samples
TLC272ACP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC272ACP	Samples
TLC272ACPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC272ACP	Samples
TLC272AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	272AI	Samples
TLC272AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	272AI	Samples
TLC272AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	272AI	Samples
TLC272AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	272AI	Samples
TLC272AIP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC272AIP	Samples
TLC272AIPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC272AIP	Samples
TLC272BCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272BC	Samples
TLC272BCDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272BC	Samples
TLC272BCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272BC	Samples
TLC272BCDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272BC	Samples
TLC272BCP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC272BCP	Samples



PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TLC272BCPE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC272BCP	Sample
TLC272BID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	272BI	Sample
TLC272BIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	272BI	Samples
TLC272BIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	272BI	Samples
TLC272BIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	272BI	Samples
TLC272BIP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC272BIP	Samples
TLC272CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272C	Samples
TLC272CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272C	Samples
TLC272CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272C	Samples
TLC272CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	272C	Samples
TLC272CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC272CP	Samples
TLC272CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC272CP	Samples
TLC272CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P272	Samples
TLC272CPSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P272	Samples
TLC272CPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P272C	Samples
TLC272CPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P272C	Samples
TLC272CPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P272C	Samples
TLC272CPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P272C	Samples



PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC272ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2721	Samples
TLC272IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2721	Samples
TLC272IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2721	Samples
TLC272IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2721	Samples
TLC272IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC272IP	Samples
TLC272IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC272IP	Samples
TLC277CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	277C	Samples
TLC277CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	277C	Samples
TLC277CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	277C	Samples
TLC277CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	277C	Samples
TLC277CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC277CP	Samples
TLC277CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC277CP	Samples
TLC277CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P277	Samples
TLC277ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2771	Samples
TLC277IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2771	Samples
TLC277IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2771	Samples
TLC277IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2771	Samples
TLC277IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC277IP	Samples



17-Mar-2017

Orderable Device	Status	Package Typ	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC277IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC277IP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina					1	-				1		1
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC272ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC272AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC272BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC272BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC272BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC272BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC272CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC272CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC272IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC277CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC277CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TLC277IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC277IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-May-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC272ACDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC272AIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC272BCDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC272BCDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC272BIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC272BIDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC272CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC272CPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC272IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC277CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC277CPSR	SO	PS	8	2000	367.0	367.0	38.0
TLC277IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC277IDR	SOIC	D	8	2500	367.0	367.0	38.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated