

### FEATURES

#### High performance

- High relative accuracy (INL):  $\pm 3$  LSB maximum at 16 bits
- Total unadjusted error (TUE):  $\pm 0.14\%$  of FSR maximum
- Offset error:  $\pm 1.5$  mV maximum
- Gain error:  $\pm 0.06\%$  of FSR maximum

#### Wide operating ranges

- $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range
- 2.7 V to 5.5 V power supply

#### Easy implementation

- User selectable gain of 1 or 2 (GAIN pin/bit)
- 1.8 V logic compatibility

#### I<sup>2</sup>C-compatible serial interface

- Robust 2 kV HBM and 1.5 kV FICDM ESD rating
- 20-lead TSSOP and LFCSP RoHS-compliant packages

### APPLICATIONS

- Optical transceivers
- Base station power amplifiers
- Process control (PLC input/output cards)
- Industrial automation
- Data acquisition systems

### GENERAL DESCRIPTION

The AD5675 is a low power, octal, 16-bit buffered voltage output digital-to-analog converter (DAC). The device includes a gain select pin, giving a full-scale output of  $V_{REF}$  (gain = 1) or  $2 \times V_{REF}$  (gain = 2). The device operates from a single 2.7 V to 5.5 V supply and is guaranteed monotonic by design. The AD5675 is available in 20-lead TSSOP and LFCSP packages. The power-on reset circuit and a RSTSEL pin ensure that the output DACs power up to zero scale or midscale and remain there until a valid write takes place. The AD5675 contains a power-down mode, reducing the current consumption to 1  $\mu\text{A}$  typical while in power-down mode. The AD5675 uses a versatile 2-wire serial interface that operates at clock rates up to 400 kHz, and includes a  $V_{LOGIC}$  pin intended for 1.8 V to 5.5 V logic.

Table 1. Octal *nano*DAC+<sup>®</sup> Devices

Interface	Reference	16-Bit	12-Bit
SPI	Internal	<a href="#">AD5676R</a>	<a href="#">AD5672R</a>
	External	<a href="#">AD5676</a>	Not applicable
I <sup>2</sup> C	Internal	<a href="#">AD5675R</a>	<a href="#">AD5671R</a>




Figure 1.

Rev. A

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....	1	I <sup>2</sup> C Slave Address.....	20
Applications.....	1	Serial Operation .....	20
General Description .....	1	Write Operation.....	20
Functional Block Diagram .....	1	Read Operation.....	21
Revision History .....	2	Multiple DAC Readback Sequence .....	21
Specifications.....	3	Power-Down Operation .....	22
AC Characteristics.....	5	Load DAC (Hardware $\overline{\text{LDAC}}$ Pin).....	22
Timing Characteristics .....	5	$\overline{\text{LDAC}}$ Mask Register .....	23
Absolute Maximum Ratings.....	7	Hardware Reset ( $\overline{\text{RESET}}$ ) .....	24
Thermal Resistance .....	7	Reset Select Pin (RSTSEL) .....	24
ESD Caution.....	7	Amplifier Gain Selection on LFCSP Package.....	24
Pin Configuration and Function Descriptions.....	8	Applications Information .....	25
Typical Performance Characteristics .....	10	Power Supply Recommendations.....	25
Terminology .....	16	Microprocessor Interfacing.....	25
Theory of Operation .....	18	AD5675 to ADSP-BF531 Interface.....	25
Digital-to-Analog Converter .....	18	Layout Guidelines.....	25
Transfer Function .....	18	Galvanically Isolated Interface .....	25
DAC Architecture.....	18	Outline Dimensions .....	26
Serial Interface .....	19	Ordering Guide .....	26
Write and Update Commands.....	20		

## REVISION HISTORY

### 10/15—Rev. 0 to Rev. A

Added 20-Lead LFCSP .....	Universal
Changes to Features Section and General Description Section ...	1
Changes to Table 2.....	3
Change to Table 5 .....	7
Added Table 6; Renumbered Sequentially .....	9
Change to Figure 4 Caption and Table 6 Title .....	8
Added Figure 5; Renumbered Sequentially and Table 7 .....	9
Change to Figure 19 Caption .....	12
Change to Figure 33 .....	14
Change to Table 8 .....	19
Change to <u>Read Operation</u> Section.....	21
Changes to <u>LDAC Mask Register</u> Section and Table 13.....	23
Added Amplifier Gain Selection on LFCSP Package Section, Table 15, and Table 16.....	24
Added Figure 52, Outline Dimensions.....	26
Changes to Ordering Guide .....	26

### 1/15—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD} = 2.7\text{ V to }5.5\text{ V}$ ,  $1.8\text{ V} \leq V_{LOGIC} \leq 5.5\text{ V}$ ,  $R_L = 2\text{ k}\Omega$ ,  $C_L = 200\text{ pF}$ , all specifications  $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ , unless otherwise noted.

Table 2.

Parameter	A Grade			B Grade			Unit	Test Conditions/Comments
	Min	Typ	Max	Min	Typ	Max		
STATIC PERFORMANCE <sup>1</sup>								
Resolution	16			16			Bits	
Relative Accuracy/Integral Nonlinearity (INL) <sup>2</sup>		$\pm 1.8$	$\pm 8$		$\pm 1.8$	$\pm 3$	LSB	Gain = 1
		$\pm 1.7$	$\pm 8$		$\pm 1.7$	$\pm 3$	LSB	Gain = 2
Differential Nonlinearity (DNL) <sup>2</sup>		$\pm 0.7$	$\pm 1$		$\pm 0.7$	$\pm 1$	LSB	Gain = 1
		$\pm 0.5$	$\pm 1$		$\pm 0.5$	$\pm 1$	LSB	Gain = 2
Zero Code Error <sup>2</sup>		0.8	4		0.8	1.6	mV	Gain = 1 or gain = 2
Offset Error <sup>2</sup>		$-0.75$	$\pm 6$		$-0.75$	$\pm 2$	mV	Gain = 1
		$-0.1$	$\pm 4$		$-0.1$	$\pm 1.5$	mV	Gain = 2
Full-Scale Error <sup>2</sup>		$-0.018$	$\pm 0.28$		$-0.018$	$\pm 0.14$	% of FSR	Gain = 1
		$-0.013$	$\pm 0.14$		$-0.013$	$\pm 0.07$	% of FSR	Gain = 2
Gain Error <sup>2</sup>		$+0.04$	$\pm 0.24$		$+0.04$	$\pm 0.12$	% of FSR	Gain = 1
		$-0.02$	$\pm 0.12$		$-0.02$	$\pm 0.06$	% of FSR	Gain = 2
TUE		$\pm 0.03$	$\pm 0.3$		$\pm 0.03$	$\pm 0.18$	% of FSR	Gain = 1
		$\pm 0.006$	$\pm 0.25$		$\pm 0.006$	$\pm 0.14$	% of FSR	Gain = 2
Offset Error Drift <sup>2,3</sup>		$\pm 1$			$\pm 1$		$\mu\text{V}/^\circ\text{C}$	
DC Power Supply Rejection Ratio (PSRR) <sup>2,3</sup>		0.25			0.25		mV/V	DAC code = midscale, $V_{DD} = 5\text{ V} \pm 10\%$
DC Crosstalk <sup>2,3</sup>		$\pm 2$			$\pm 2$		$\mu\text{V}$	Due to single channel, full-scale output change
		$\pm 3$			$\pm 3$		$\mu\text{V}/\text{mA}$	Due to load current change
		$\pm 2$			$\pm 2$		$\mu\text{V}$	Due to powering down (per channel)
OUTPUT CHARACTERISTICS <sup>3</sup>								
Output Voltage Range	0		$V_{REF}$	0		$V_{REF}$	V	Gain = 1
	0		$2 \times V_{REF}$	0		$2 \times V_{REF}$	V	Gain = 2
Output Current Drive			15			15	mA	
Capacitive Load Stability		2			2		nF	$R_L = \infty$
		10			10		nF	$R_L = 1\text{ k}\Omega$
Resistive Load <sup>4</sup>	1			1			k $\Omega$	
Load Regulation		183			183		$\mu\text{V}/\text{mA}$	$V_{DD} = 5\text{ V} \pm 10\%$ , DAC code = midscale, $-30\text{ mA} \leq I_{OUT} \leq +30\text{ mA}$
		177			177		$\mu\text{V}/\text{mA}$	$V_{DD} = 3\text{ V} \pm 10\%$ , DAC code = midscale, $-20\text{ mA} \leq I_{OUT} \leq +20\text{ mA}$
Short-Circuit Current <sup>5</sup>		40			40		mA	
Load Impedance at Rails <sup>6</sup>		25			25		$\Omega$	
Power-Up Time		2.5			2.5		$\mu\text{s}$	Exiting power-down mode, $V_{DD} = 5\text{ V}$
REFERENCE INPUT								
Reference Input Current		398			398		$\mu\text{A}$	$V_{REF} = V_{DD} = V_{LOGIC} = 5.5\text{ V}$ , gain = 1
		789			789		$\mu\text{A}$	$V_{REF} = V_{DD} = V_{LOGIC} = 5.5\text{ V}$ , gain = 2
Reference Input Range	1		$V_{DD}$	1		$V_{DD}$	V	Gain = 1
	1		$V_{DD}/2$	1		$V_{DD}/2$	V	Gain = 2
Reference Input Impedance		14			14		k $\Omega$	Gain = 1
		7			7		k $\Omega$	Gain = 2

Parameter	A Grade			B Grade			Unit	Test Conditions/Comments
	Min	Typ	Max	Min	Typ	Max		
LOGIC INPUTS <sup>3</sup>								
Input Current			±1			±1	µA	Per pin
Input Voltage								
Low, $V_{INL}$			$0.3 \times V_{LOGIC}$			$0.3 \times V_{LOGIC}$	V	
High, $V_{INH}$	$0.7 \times V_{LOGIC}$			$0.7 \times V_{LOGIC}$			V	
Pin Capacitance		3			3		pF	
LOGIC OUTPUTS (SDA) <sup>3</sup>								
Output Voltage								
Low, $V_{OL}$			0.4			0.4	V	$I_{SINK} = 200 \mu A$
High, $V_{OH}$	$V_{LOGIC} - 0.4$			$V_{LOGIC} - 0.4$			V	$I_{SOURCE} = 200 \mu A$
Floating State Output Capacitance		4			4		pF	
POWER REQUIREMENTS								
$V_{LOGIC}$	1.8		5.5	1.8		5.5	V	
$I_{LOGIC}$			3			3	µA	Power-on, -40°C to +105°C
			3			3	µA	Power-on, -40°C to +125°C
			3			3	µA	Power-down, -40°C to +105°C
			3			3	µA	Power-down, -40°C to +125°C
$V_{DD}$	2.7		5.5	2.7		5.5	V	Gain = 1
	$V_{REF} + 1.5$		5.5	$V_{REF} + 1.5$		5.5	V	Gain = 2
$I_{DD}$								$V_{IH} = V_{DD}, V_{IL} = GND, V_{DD} = 2.7 V \text{ to } 5.5 V$
Normal Mode <sup>7</sup>		1.1	1.26		1.1	1.26	mA	-40°C to +85°C
		1.1	1.3		1.1	1.3	mA	-40°C to +125°C
All Power-Down Modes <sup>8</sup>		1	1.7		1	1.7	µA	Tristate to 1 kΩ, -40°C to +85°C
		1	1.7		1	1.7	µA	Power down to 1 kΩ, -40°C to +85°C
		1	2.5		1	2.5	µA	Tristate to 1 kΩ, -40°C to +105°C
		1	2.5		1	2.5	µA	Power down to 1 kΩ, -40°C to +105°C
		1	5.5		1	5.5	µA	Tristate to 1 kΩ, -40°C to +125°C
		1	5.5		1	5.5	µA	Power down to 1 kΩ, -40°C to +125°C

<sup>1</sup> DC specifications tested with the outputs unloaded, unless otherwise noted. Upper dead band = 10 mV and exists only when  $V_{REF} = V_{DD}$  with gain = 1, or when  $V_{REF}/2 = V_{DD}$  with gain = 2. Linearity calculated using a reduced code range of 256 to 65,280.

<sup>2</sup> See the Terminology section.

<sup>3</sup> Guaranteed by design and characterization; not production tested.

<sup>4</sup> Together, Channel 0, Channel 1, Channel 2, and Channel 3 can source or sink 40 mA. Similarly, together, Channel 4, Channel 5, Channel 6, and Channel 7 can source or sink 40 mA up to a junction temperature of 125°C.

<sup>5</sup>  $V_{DD} = 5 V$ . The AD5675 includes current limiting to protect the device during temporary overload conditions. Junction temperature can be exceeded during current limit. Operation above the specified maximum operation junction temperature may impair device reliability.

<sup>6</sup> When drawing a load current at either rail, the output voltage headroom with respect to that rail is limited by the 25 Ω typical channel resistance of the output devices. For example, when sinking 1 mA, the minimum output voltage =  $25 \Omega \times 1 \text{ mA} = 25 \text{ mV}$ .

<sup>7</sup> Interface inactive. All DACs active. DAC outputs unloaded.

<sup>8</sup> All DACs powered down.

## AC CHARACTERISTICS

$V_{DD} = 2.7\text{ V to } 5.5\text{ V}$ ,  $R_L = 2\text{ k}\Omega$  to GND,  $C_L = 200\text{ pF}$  to GND,  $1.8\text{ V} \leq V_{LOGIC} \leq 5.5\text{ V}$ , all specifications  $T_A = -40^\circ\text{C to } +125^\circ\text{C}$ , unless otherwise noted. Guaranteed by design and characterization; not production tested.

Table 3.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Output Voltage Settling Time <sup>1</sup>		5	8	$\mu\text{s}$	$\frac{1}{4}$ to $\frac{3}{4}$ scale settling to $\pm 2$ LSB
Slew Rate		0.8		$\text{V}/\mu\text{s}$	
Digital-to-Analog Glitch Impulse <sup>1</sup>		1.4		$\text{nV}\cdot\text{sec}$	1 LSB change around major carry (gain = 1)
Digital Feedthrough <sup>1</sup>		0.13		$\text{nV}\cdot\text{sec}$	
Digital Crosstalk <sup>1</sup>		0.1		$\text{nV}\cdot\text{sec}$	
Analog Crosstalk <sup>1</sup>		-0.25		$\text{nV}\cdot\text{sec}$	Gain = 1
		-1.3		$\text{nV}\cdot\text{sec}$	Gain = 2
DAC-to-DAC Crosstalk <sup>1</sup>		-2.0		$\text{nV}\cdot\text{sec}$	Gain = 2
Total Harmonic Distortion (THD) <sup>1, 2</sup>		-80		$\text{dB}$	$T_A = 25^\circ\text{C}$ , bandwidth = 20 kHz, $V_{DD} = 5\text{ V}$ , $f_{OUT} = 1\text{ kHz}$
Output Noise Spectral Density (NSD) <sup>1</sup>		300		$\text{nV}/\sqrt{\text{Hz}}$	DAC code = midscale, bandwidth = 10 kHz, gain = 2
Output Noise		6		$\mu\text{V p-p}$	0.1 Hz to 10 Hz, gain = 1
Signal-to-Noise Ratio (SNR)		90		$\text{dB}$	$T_A = 25^\circ\text{C}$ , bandwidth = 20 kHz, $V_{DD} = 5\text{ V}$ , $f_{OUT} = 1\text{ kHz}$
Spurious-Free Dynamic Range (SFDR)		83		$\text{dB}$	$T_A = 25^\circ\text{C}$ , bandwidth = 20 kHz, $V_{DD} = 5\text{ V}$ , $f_{OUT} = 1\text{ kHz}$
Signal-to-Noise-and-Distortion Ratio (SINAD)		80		$\text{dB}$	$T_A = 25^\circ\text{C}$ , bandwidth = 20 kHz, $V_{DD} = 5\text{ V}$ , $f_{OUT} = 1\text{ kHz}$

<sup>1</sup> See the Terminology section.

<sup>2</sup> Digitally generated sine wave at 1 kHz.

## TIMING CHARACTERISTICS

$V_{DD} = 2.7\text{ V to } 5.5\text{ V}$ ,  $1.8\text{ V} \leq V_{LOGIC} \leq 5.5\text{ V}$ , all specifications  $-40^\circ\text{C to } +125^\circ\text{C}$ , unless otherwise noted.

Table 4.

Parameter <sup>1, 2</sup>	Min	Max	Unit	Description
$t_1$	0.92		$\mu\text{s}$	SCL cycle time
$t_2$	0.11		$\mu\text{s}$	$t_{HIGH}$ , SCL high time
$t_3$	0.44		$\mu\text{s}$	$t_{LOW}$ , SCL low time
$t_4$	0.04		$\mu\text{s}$	$t_{HD,STA}$ , start/repeated start hold time
$t_5$	40		$\text{ns}$	$t_{SU,DAT}$ , data setup time
$t_6^3$	-0.04		$\mu\text{s}$	$t_{HD,DAT}$ , data hold time
$t_7$	-0.045		$\mu\text{s}$	$t_{SU,STA}$ , repeated start setup time
$t_8$	0.195		$\mu\text{s}$	$t_{SU,STO}$ , stop condition setup time
$t_9$	0.12		$\mu\text{s}$	$t_{BUF}$ , bus free time between a stop condition and a start condition
$t_{10}^4$	0		$\text{ns}$	$t_R$ , rise time of SCL and SDA when receiving
$t_{11}^{4, 5}$	$20 + 0.1 C_B$		$\text{ns}$	$t_F$ , fall time of SCL and SDA when transmitting/receiving
$t_{12}$	20		$\text{ns}$	$\overline{\text{LDAC}}$ pulse width
$t_{13}$	0.4		$\text{ns}$	SCL rising edge to $\overline{\text{LDAC}}$ rising edge
$t_{14}$	4.8		$\text{ns}$	$\overline{\text{RESET}}$ minimum pulse width low, $1.8\text{ V} \leq V_{LOGIC} \leq 2.7\text{ V}$
	6.2		$\text{ns}$	$\overline{\text{RESET}}$ minimum pulse width low, $2.7\text{ V} \leq V_{LOGIC} \leq 5.5\text{ V}$
$t_{15}$	132		$\text{ns}$	$\overline{\text{RESET}}$ activation time, $1.8\text{ V} \leq V_{LOGIC} \leq 2.7\text{ V}$
	80		$\text{ns}$	$\overline{\text{RESET}}$ activation time, $2.7\text{ V} \leq V_{LOGIC} \leq 5.5\text{ V}$
$t_{SP}^6$	0		$\text{ns}$	Pulse width of suppressed spike
$C_B^5$		400	$\text{pF}$	Capacitive load for each bus line

<sup>1</sup> See Figure 2 and Figure 3.

<sup>2</sup> Guaranteed by design and characterization; not production tested.


<sup>3</sup> A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the minimum  $V_{IH}$  of the SCL signal) to bridge the undefined region of the SCL falling edge.

<sup>4</sup>  $t_R$  and  $t_F$  are measured from  $0.3 \times V_{DD}$  to  $0.7 \times V_{DD}$ .

<sup>5</sup>  $C_B$  is the total capacitance of one bus line in picofarads.

<sup>6</sup> Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns.

Timing Diagrams



NOTES  
 1<sup>ASYNCHRONOUS</sup>  $\overline{\text{LDAC}}$  UPDATE MODE.  
 2<sup>SYNCHRONOUS</sup>  $\overline{\text{LDAC}}$  UPDATE MODE.

Figure 2. Two-Wire Serial Interface Timing Diagram




Figure 3.  $\overline{\text{RESET}}$  Timing Diagram

12550-002

12550-102

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 5.**

Parameter	Rating
$V_{DD}$ to GND	-0.3 V to +7 V
$V_{LOGIC}$ to GND	-0.3 V to +7 V
$V_{OUTX}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
$V_{REF}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
Digital Input Voltage to GND	-0.3 V to $V_{LOGIC} + 0.3$ V
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	125°C
Reflow Soldering Peak Temperature, Pb-Free (J-STD-020)	260°C
ESD Ratings	
Human Body Model (HBM)	2 kV
Field Induced Charged Device Model (FICDM)	1.5 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

The design of the thermal board requires close attention. Thermal resistance is highly impacted by the printed circuit board (PCB) being used, layout, and environmental conditions.

**Table 6. Thermal Resistance**

Package Type	$\theta_{JA}$	$\theta_{JB}$	$\theta_{JC}$	$\Psi_{JT}$	$\Psi_{JB}$	Unit
20-Lead TSSOP (RU-20) <sup>1</sup>	98.65	44.39	17.58	1.77	43.9	°C/W
20-Lead LFCSP (CP-20-8) <sup>2</sup>	82	16.67	32.5	0.43	22	°C/W

<sup>1</sup> Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD51

<sup>2</sup> Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with nine thermal vias. See JEDEC JESD51.

## ESD CAUTION



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Figure 4. TSSOP Pin Configuration

Table 7. TSSOP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>OUT1</sub>	Analog Output Voltage from DAC 1. The output amplifier has rail-to-rail operation.
2	V <sub>OUT0</sub>	Analog Output Voltage from DAC 0. The output amplifier has rail-to-rail operation.
3	V <sub>DD</sub>	Power Supply Input. The AD5675 operates from 2.7 V to 5.5 V. Decouple the V <sub>DD</sub> supply with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
4	V <sub>LOGIC</sub>	Digital Power Supply. The voltage on this pin ranges from 1.8 V to 5.5 V.
5	SCL	Serial Clock Line. This pin is used in conjunction with the SDA line to clock data into or out of the 24-bit input shift register.
6	A0	Address Input. This pin sets the first LSB of the 7-bit slave address.
7	A1	Address Input. This pin sets the second LSB of the 7-bit slave address.
8	GAIN	Span Set. When this pin is tied to GND, all eight DAC outputs have a span from 0 V to V <sub>REF</sub> . If this pin is tied to V <sub>LOGIC</sub> , all eight DACs output a span of 0 V to 2 × V <sub>REF</sub> .
9	V <sub>OUT7</sub>	Analog Output Voltage from DAC 7. The output amplifier has rail-to-rail operation.
10	V <sub>OUT6</sub>	Analog Output Voltage from DAC 6. The output amplifier has rail-to-rail operation.
11	V <sub>OUT5</sub>	Analog Output Voltage from DAC 5. The output amplifier has rail-to-rail operation.
12	V <sub>OUT4</sub>	Analog Output Voltage from DAC 4. The output amplifier has rail-to-rail operation.
13	GND	Ground Reference Point for All Circuitry on the Device.
14	RSTSEL	Power-On Reset. Tie this pin to GND to power up all eight DACs to zero scale. Tie this pin to V <sub>LOGIC</sub> to power up all eight DACs to midscale.
15	LDAC	Load DAC. LDAC operates in two modes, asynchronously and synchronously. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data, which allows all DAC outputs to simultaneously update. This pin can also be tied permanently low.
16	SDA	Serial Data Input. This pin is used in conjunction with the SCL line to clock data into or out of the 24-bit input shift register. SDA is a bidirectional, open-drain data line that must be pulled to the supply with an external pull-up resistor.
17	RESET	Asynchronous Reset Input. The RESET input is falling edge sensitive. When RESET is low, all LDAC pulses are ignored. When RESET is activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin.
18	V <sub>REF</sub>	Reference Input Voltage.
19	V <sub>OUT3</sub>	Analog Output Voltage from DAC 3. The output amplifier has rail-to-rail operation.
20	V <sub>OUT2</sub>	Analog Output Voltage from DAC 2. The output amplifier has rail-to-rail operation.





NOTES  
 1. NIC = NO INTERNAL CONNECTION.  
 2. EXPOSED PAD. THE EXPOSED PAD MUST BE TIED TO GND.

Figure 5. LFCSP Pin Configuration

Table 8. LFCSP Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD</sub>	Power Supply Input. The AD5675 operates from 2.7 V to 5.5 V. Decouple the V <sub>DD</sub> supply with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
2	V <sub>LOGIC</sub>	Digital Power Supply. The voltage on this pin ranges from 1.8 V to 5.5 V.
3	SCL	Serial Clock Line. This pin is used in conjunction with the SDA line to clock data into or out of the 24-bit input shift register.
4	A0	Address Input. Sets the first LSB of the 7-bit slave address.
5	A1	Address Input. Sets the second LSB of the 7-bit slave address.
6	V <sub>OUT7</sub>	Analog Output Voltage from DAC 7. The output amplifier has rail-to-rail operation.
7	V <sub>OUT6</sub>	Analog Output Voltage from DAC 6. The output amplifier has rail-to-rail operation.
8	V <sub>OUT5</sub>	Analog Output Voltage from DAC 5. The output amplifier has rail-to-rail operation.
9	V <sub>OUT4</sub>	Analog Output Voltage from DAC 4. The output amplifier has rail-to-rail operation.
10, 16	NIC	No Internal Connection.
11	GND	Ground Reference Point for All Circuitry on the Device.
12	LDAC	Load DAC. LDAC operates in two modes, asynchronously and synchronously. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data, which allows all DAC outputs to simultaneously update. This pin can also be tied permanently low.
13	SDA	Serial Data Input. This pin is used in conjunction with the SCL line to clock data into or out of the 24-bit input shift register. SDA is a bidirectional, open-drain data line that must be pulled to the supply with an external pull-up resistor.
14	RESET	Asynchronous Reset Input. The RESET input is falling edge sensitive. When RESET is low, all LDAC pulses are ignored. When RESET is activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin.
15	V <sub>REF</sub>	Reference Input Voltage.
17	V <sub>OUT3</sub>	Analog Output Voltage from DAC 3. The output amplifier has rail-to-rail operation.
18	V <sub>OUT2</sub>	Analog Output Voltage from DAC 2. The output amplifier has rail-to-rail operation.
19	V <sub>OUT1</sub>	Analog Output Voltage from DAC 1. The output amplifier has rail-to-rail operation.
20	V <sub>OUT0</sub>	Analog Output Voltage from DAC 0. The output amplifier has rail-to-rail operation.
	EPAD	Exposed Pad. The exposed pad must be tied to GND.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. INL Error vs. Code

12550-007




Figure 9. INL Error vs. Temperature

12550-013




Figure 7. DNL Error vs. Code

12550-009




Figure 10. DNL Error vs. Temperature

12550-015




Figure 8. TUE vs. Code

12550-011




Figure 11. TUE vs. Temperature

12550-017




Figure 12. INL Error vs. Supply Voltage

12550-025




Figure 15. Gain Error and Full-Scale Error vs. Temperature

12550-031




Figure 13. DNL Error vs. Supply Voltage

12550-027




Figure 16. Gain Error and Full-Scale Error vs. Supply Voltage

12550-033




Figure 14. TUE vs. Supply Voltage

12550-029




Figure 17. Zero Code Error and Offset Error vs. Temperature

12550-035




Figure 18. Zero Code Error and Offset Error vs. Supply Voltage




Figure 21. Source and Sink Capability at 5 V




Figure 19. Supply Current ( $I_{DD}$ ) Histogram




Figure 22. Source and Sink Capability at 3 V




Figure 20. Headroom/Footroom ( $\Delta V_{OUT}$ ) vs. Load Current




Figure 23. Supply Current ( $I_{DD}$ ) vs. Code




Figure 24. Supply Current ( $I_{DD}$ ) vs. Temperature




Figure 27. Full-Scale Settling Time




Figure 25. Supply Current ( $I_{DD}$ ) vs. Supply Voltage




Figure 28. Power-On Reset to 0 V and Midscale




Figure 26. Supply Current ( $I_{DD}$ ) vs. Input Logic Voltage




Figure 29. Exiting Power-Down to Midscale




Figure 30. Digital-to-Analog Glitch Impulse




Figure 33. 0.1 Hz to 10 Hz Output Noise Plot




Figure 31. Analog Crosstalk




Figure 34. Noise Spectral Density (NSD)




Figure 32. DAC-to-DAC Crosstalk




Figure 35. Total Harmonic Distortion (THD) at 1 kHz




Figure 36. Settling Time vs. Capacitive Load




Figure 38. Hardware Reset




Figure 37. Settling Time, 5.5 V




Figure 39. Multiplying Bandwidth

## TERMINOLOGY

### Relative Accuracy or Integral Nonlinearity (INL)

For a DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function.

### Differential Nonlinearity (DNL)

DNL is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified DNL of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design.

### Zero Code Error

Zero code error is a measurement of the output error when zero code (0x0000) is loaded to the DAC register. The ideal output is 0 V. The zero code error is always positive because the output of the DAC cannot go below 0 V due to a combination of the offset errors in the DAC and the output amplifier. Zero code error is expressed in mV.

### Full-Scale Error

Full-scale error is a measurement of the output error when full-scale code (0xFFFF) is loaded to the DAC register. The ideal output is  $V_{DD} - 1$  LSB. Full-scale error is expressed in percent of full-scale range (% of FSR).

### Gain Error

Gain error is a measure of the span error of a DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed as % of FSR.

### Offset Error Drift

Offset error drift is a measurement of the change in offset error with a change in temperature. It is expressed in  $\mu\text{V}/^\circ\text{C}$ .

### Offset Error

Offset error is a measure of the difference between  $V_{\text{OUT}}$  (actual) and  $V_{\text{OUT}}$  (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured with Code 256 loaded in the DAC register. It can be negative or positive.

### DC Power Supply Rejection Ratio (PSRR)

The dc PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{\text{OUT}}$  to the change in  $V_{DD}$  for the full-scale output of the DAC. It is measured in mV/V.  $V_{\text{REF}}$  is held at 2 V, and  $V_{DD}$  is varied by  $\pm 10\%$ .

### Output Voltage Settling Time

The output voltage settling time is the amount of time it takes for the output of a DAC to settle to a specified level for a  $\frac{1}{4}$  to  $\frac{3}{4}$  full-scale input change.

### Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-sec, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000).

### Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-sec, and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa.

### Noise Spectral Density (NSD)

NSD is a measurement of the internally generated random noise. Random noise is characterized as spectral density ( $\text{nV}/\sqrt{\text{Hz}}$ ). To measure NSD, load the DAC to midscale and measure the noise at the output. It is measured in  $\text{nV}/\sqrt{\text{Hz}}$ .

### DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in  $\mu\text{V}$ .

DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has on another DAC kept at midscale. It is expressed in  $\mu\text{V}/\text{mA}$ .

### Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV-sec.

### Analog Crosstalk

Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. To measure analog crosstalk, first load one of the input registers with a full-scale code change (all 0s to all 1s and vice versa). Then, execute a software LDAC and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-sec.

### DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. It is measured by loading the attack channel with a full-scale code change (all 0s to all 1s and vice versa), using the write to and update commands while monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in nV-sec.



**Multiplying Bandwidth**

The multiplying bandwidth is a measure of the finite bandwidth of the amplifiers within the DAC. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

**Total Harmonic Distortion (THD)**

THD is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. THD is measured in dB.

## THEORY OF OPERATION

### DIGITAL-TO-ANALOG CONVERTER

The AD5675 is an octal, 16-bit, serial input, voltage output DAC. The AD5675 operates from a supply voltage of 2.7 V to 5.5 V. Data is written to the AD5675 in a 24-bit word format via a 2-wire serial interface. The AD5675 incorporates a power-on reset circuit to ensure that the DAC output powers up to a known output state. The device also has a software power-down mode that reduces the typical current consumption to 1  $\mu$ A.

### TRANSFER FUNCTION

The gain of the output amplifier is set to  $\times 1$  or  $\times 2$  using the gain select pin (GAIN). When the gain select pin is tied to GND, all eight DAC outputs have a span from 0 V to  $V_{REF}$ . When the gain select pin is tied to  $V_{LOGIC}$ , all eight DACs output a span of 0 V to  $2 \times V_{REF}$ .

### DAC ARCHITECTURE

The AD5675 implements a segmented string DAC architecture with an internal output buffer. Figure 40 shows the internal block diagram.




Figure 40. Single DAC Channel Architecture Block Diagram

The simplified segmented resistor string DAC structure is shown in Figure 41. The code loaded to the DAC register determines the node on the string where the voltage is tapped off and fed into the output amplifier. The voltage is tapped off by closing one of the switches and connecting the string to the amplifier. Because each resistance in the string has the same value, R, the string DAC is guaranteed monotonic.




Figure 41. Resistor String Structure

### Output Amplifier

The output buffer amplifier generates rail-to-rail voltages on its output, which gives an output range of 0 V to  $V_{DD}$ . The actual range depends on the value of  $V_{REF}$ , the GAIN pin, the offset error, and the gain error. The GAIN pin selects the gain of the output. If the GAIN pin is tied to GND, all eight outputs have a gain of 1, and the output range is 0 V to  $V_{REF}$ . If the GAIN pin is tied to  $V_{LOGIC}$ , all eight outputs have a gain of 2, and the output range is 0 V to  $2 \times V_{REF}$ .

This amplifier can drive a load of 1 k $\Omega$  in parallel with 10 nF to GND. The slew rate is 0.8 V/ $\mu$ s with a typical  $\frac{1}{4}$  to  $\frac{3}{4}$  scale settling time of 5  $\mu$ s.

**SERIAL INTERFACE**

The AD5675 uses a 2-wire, I<sup>2</sup>C-compatible serial interface. The device can be connected to an I<sup>2</sup>C bus as a slave device under the control of the master devices. The AD5675 supports standard (100 kHz) and fast (400 kHz) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

**Input Shift Register**

The input shift register of the AD5675 is 24 bits wide. Data is loaded MSB first (DB23), and the first four bits are the command bits, C3 to C0 (see Table 9), followed by the 4-bit DAC address bits, A3 to A0 (see Table 10), and finally, the 16-bit data-word.

The data-word comprises a 16-bit input code (see Figure 42). These data bits are transferred to the input register on the 24 falling edges of SCL.

Commands execute on individual DAC channels, combined DAC channels, or on all DACs, depending on the address bits selected.

Table 9. Command Definitions

Command				Description
C3	C2	C1	C0	
0	0	0	0	No operation
0	0	0	1	Write to Input Register n (where n = 0 to 7, depending on the DAC selected from the address bits in Table 10, dependent on LDAC)
0	0	1	0	Update DAC Register n with the contents of Input Register n
0	0	1	1	Write to and update DAC Channel n
0	1	0	0	Power down/power up the DAC
0	1	0	1	Hardware LDAC mask register
0	1	1	0	Software reset (power-on reset)
0	1	1	1	Gain setup register (LFCSP package only)
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Update all channels of the input register simultaneously with the input data
1	0	1	1	Update all channels of the DAC register and input register simultaneously with the input data
1	1	0	0	Reserved
...	...	...	...	
1	1	1	1	Reserved

Table 10. Address Commands

Channel Address, Bits[3:0]				Selected DAC Channel
A3	A2	A1	A0	
0	0	0	0	DAC 0
0	0	0	1	DAC 1
0	0	1	0	DAC 2
0	0	1	1	DAC 3
0	1	0	0	DAC 4
0	1	0	1	DAC 5
0	1	1	0	DAC 6
0	1	1	1	DAC 7

DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
C3	C2	C1	C0	A3	A2	A1	A0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
COMMAND				DAC ADDRESS				DAC DATA								DAC DATA							
COMMAND BYTE								DATA HIGH BYTE								DATA LOW BYTE							

Figure 42. Input Shift Register Content

12550-302

## WRITE AND UPDATE COMMANDS

### Write to Input Register *n* (Dependent on $\overline{LDAC}$ )

Command 0001 allows the user to write to the dedicated input register of each DAC individually. When  $\overline{LDAC}$  is low, the input register is transparent, if not controlled by the  $\overline{LDAC}$  mask register.

### Update DAC Register *n* with Contents of Input Register *n*

Command 0010 loads the DAC registers and outputs with the contents of the selected input registers and updates the DAC outputs directly.

### Write to and Update DAC Channel *n* (Independent of $\overline{LDAC}$ )

Command 0011 allows the user to write to the DAC registers and updates the DAC outputs directly.

## I<sup>2</sup>C SLAVE ADDRESS

The AD5675 has a 7-bit I<sup>2</sup>C slave address. The five MSBs are 00011, and the two LSBs (A1 and A0) are set by the state of the A1 and A0 address pins. The ability to make hardwired changes to A1 and A0 allows the user to incorporate up to four AD5675 devices on one bus (see Table 11).

Table 11. Device Address Selection

A1 Pin Connection	A0 Pin Connection	A1	A0
GND	GND	0	0
GND	V <sub>LOGIC</sub>	0	1
V <sub>LOGIC</sub>	GND	1	0
V <sub>LOGIC</sub>	V <sub>LOGIC</sub>	1	1

## SERIAL OPERATION

The 2-wire I<sup>2</sup>C serial bus protocol operates as follows:

1. The master initiates a data transfer by establishing a start condition when a high to low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address.
2. The slave device with the transmitted address responds by pulling SDA low during the ninth clock pulse (this is called the acknowledge bit, or ACK). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its input shift register.
3. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). Transitions on the SDA line must occur during the low period of SCL; SDA must remain stable during the high period of SCL.
4. After all data bits are read or written, a stop condition is established. In write mode, the master pulls the SDA line high during the 10<sup>th</sup> clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge (NACK) for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the 10<sup>th</sup> clock pulse, and then high again during the 10<sup>th</sup> clock pulse to establish a stop condition.

## WRITE OPERATION

When writing to the AD5675, begin with a start command followed by an address byte (R/W = 0), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The AD5675 require two bytes of data for the DAC, and a command byte that controls various DAC functions. Three bytes of data must, therefore, be written to the DAC with the command byte followed by the most significant data byte and the least significant data byte, as shown in Figure 43. All these data bytes are acknowledged by the AD5675. A stop condition follows.




Figure 43. I<sup>2</sup>C Write Operation

12550-313

**READ OPERATION**

When reading data back from the AD5675, begin with a start command followed by an address byte ( $R/\bar{W} = 0$ ), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The address byte must be followed by the command byte, which determines both the read command that is to follow and the pointer address to read from; the command byte is also acknowledged by the DAC. The user configures the channel to read back the contents of one or more DAC input registers and sets the readback command to active using the command byte.

Then, the master establishes a repeated start condition, and the address is resent with  $R/\bar{W} = 1$ . This byte is acknowledged by the DAC, indicating that it is prepared to transmit data. Two bytes of data are then read from the DAC, as shown in Figure 44. A NACK condition from the master, followed by a stop condition, completes the read sequence. If more than one DAC is selected, DAC 0 is read back by default.

**MULTIPLE DAC READBACK SEQUENCE**

When reading data back from multiple AD5675 DACs, the user begins with an address byte ( $R/\bar{W} = 0$ ), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The address byte must be followed by the command byte, which is also acknowledged by the DAC. The user selects the first channel to read back using the command byte.

Following this sequence, the master establishes a repeated start condition, and the address is resent with  $R/\bar{W} = 1$ . This byte is acknowledged by the DAC, indicating that it is prepared to transmit data. The first two bytes of data are then read from DAC Input Register n (selected using the command byte), MSB first, as shown in Figure 44. The next two bytes read back are the contents of DAC Input Register n + 1, and the next bytes read back are the contents of DAC Input Register n + 2. Data is read from the DAC input registers in this auto-incremented fashion until a NACK followed by a stop condition follows. If the contents of DAC Input Register 7 are read out, the next two bytes of data read are the contents of DAC Input Register 0.




Figure 44. I<sup>2</sup>C Read Operation

12550-304

**POWER-DOWN OPERATION**

The AD5675 contains two separate power-down modes. Command 0100 is designated for the power-down function (see Table 9). These power-down modes are software programmable by setting 16 bits, Bit DB15 to Bit DB0, in the input shift register. There are two bits associated with each DAC channel. Table 12 shows how the state of the two bits corresponds to the mode of operation of the device.

Any or all DACs (DAC 0 to DAC 7) power down to the selected mode by setting the corresponding bits. See Table 13 for the contents of the input shift register during the power-down/power-up operation.

**Table 12. Modes of Operation**

Operating Mode	PD1	PD0
Normal Operation	0	0
Power-Down Modes		
1 kΩ to GND	0	1
Tristate	1	1

When both Bit PD1 and Bit PD0 in the input shift register are set to 0, the device works normally with its normal power consumption of typically 1 mA at 5 V. However, for the two power-down modes, the supply current falls to typically 1 μA. In addition to this fall, the output stage switches internally from the amplifier output to a resistor network of known values. This has the advantage that the output impedance of the device is known while the device is in power-down mode. There are two different power-down options. The output is connected internally to GND through either a 1 kΩ resistor, or it is left open-circuited (tristate). The output stage is shown in Figure 45.




Figure 45. Output Stage During Power-Down

The bias generator, output amplifier, resistor string, and other associated linear circuitry shut down when power-down mode is activated. However, the contents of the DAC registers are unaffected when in power-down mode. The DAC registers can be updated while the device is in power-down mode. The time required to exit power-down is typically 2.5 μs for V<sub>DD</sub> = 5 V.

**LOAD DAC (HARDWARE LDAC PIN)**

The AD5675 DACs have a double buffered interface consisting of two banks of registers: input registers and DAC registers. The user can write to any combination of the input registers. Updates to the DAC registers are controlled by the LDAC pin.

**Instantaneous DAC Updating (LDAC Held Low)**

For instantaneous updating of the DACs, LDAC is held low while data is clocked into the input register using Command 0001. Both the addressed input register and the DAC register are updated on the 24<sup>th</sup> clock, and the output changes immediately.

**Deferred DAC Updating (LDAC is Pulsed Low)**

For deferred updating of the DACs, LDAC is held high while data is clocked into the input register using Command 0001. All DAC outputs are asynchronously updated by pulling LDAC low after the 24<sup>th</sup> clock. The update occurs on the falling edge of LDAC.




Figure 46. Simplified Diagram of Input Loading Circuitry for a Single DAC

**Table 13. 24-Bit Input Shift Register Contents of Power-Down/Power-Up Operation**

[DB23:DB20]	DB19	[DB18:DB16]	DAC 7	DAC 6	DAC 5	DAC 4	DAC 3	DAC 2	DAC 1	DAC 0
			[DB15:DB14]	[DB13:DB12]	[DB11:DB10]	[DB9:DB8]	[DB7:DB6]	[DB5:DB4]	[DB3:DB2]	[DB1:DB0]
0100	0	XXX <sup>1</sup>	[PD1:PD0]	[PD1:PD0]	[PD1:PD0]	[PD1:PD0]	[PD1:PD0]	[PD1:PD0]	[PD1:PD0]	[PD1:PD0]

<sup>1</sup> X means don't care.

## LDAC MASK REGISTER

Command 0101 is reserved for this hardware LDAC function. The address bits are ignored. Writing to the DAC using Command 0101 loads the 8-bit LDAC register (DB7 to DB0). The default for each channel is 0, that is, the LDAC pin works normally. Setting the bits to 1 forces this DAC channel to ignore transitions on the LDAC pin, regardless of the state of the hardware LDAC pin. This flexibility is useful in applications where the user wants to select which channels respond to the LDAC pin.

The LDAC register gives the user extra flexibility and control over the hardware LDAC pin (see Table 15). Setting the LDAC bits (DB0 to DB7) to 0 for a DAC channel means that the update for this channel is controlled by the hardware LDAC pin.

**Table 14. LDAC Overwrite Definition**

Load LDAC Register		LDAC Operation
LDAC Bits (DB7 to DB0)	LDAC Pin	
00000000	1 or 0	Determined by the LDAC pin.
11111111	X <sup>1</sup>	DAC channels update and override the LDAC pin. DAC channels see LDAC as 1.

<sup>1</sup> X means don't care.

**Table 15. Write Commands and LDAC Pin Truth Table<sup>1</sup>**

Command	Description	Hardware LDAC Pin State	Input Register Contents	DAC Register Contents
0001	Write to Input Register n (dependent on LDAC)	V <sub>LOGIC</sub> GND <sup>2</sup>	Data update Data update	No change (no update) Data update
0010	Update DAC Register n with the contents of Input Register n	V <sub>LOGIC</sub> GND	No change No change	Updated with input register contents Updated with input register contents
0011	Write to and update DAC Channel n	V <sub>LOGIC</sub> GND	Data update Data update	Data update Data update

<sup>1</sup> A high to low hardware LDAC pin transition always updates the contents of the DAC register with the contents of the input register on channels that are not masked (blocked) by the LDAC mask register.

<sup>2</sup> When LDAC is permanently tied low, the LDAC mask bits are ignored.

### HARDWARE RESET (RESET)

The  $\overline{\text{RESET}}$  pin is an active low reset that allows the outputs to be cleared to either zero scale or midscale. The clear code value is user selectable via the RSTSEL pin. Keep  $\overline{\text{RESET}}$  low for a minimum of 2  $\mu\text{s}$  to complete the operation (see Figure 2).

When the  $\overline{\text{RESET}}$  signal is returned high, the output remains at the cleared value until a new value is programmed. While the  $\overline{\text{RESET}}$  pin is low, the outputs cannot be updated with a new value. A software executable reset function is also available that resets the DAC to the power-on reset code. Command 0110 is designated for this software reset function (see Table 9). Any events on  $\overline{\text{LDAC}}$  or  $\overline{\text{RESET}}$  during power-on reset are ignored.

### RESET SELECT PIN (RSTSEL)

The AD5675 contains a power-on reset circuit that controls the output voltage during power-up. By connecting the RSTSEL pin

low, the output powers up to zero scale. Note that this power-up is outside the linear region of the DAC; by connecting the RSTSEL pin high, the  $V_{\text{OUTX}}$  pins power up to midscale. The output remains powered up at this level until a valid write sequence is made to the DAC.

### AMPLIFIER GAIN SELECTION ON LFCSP PACKAGE

The output amplifier gain setting for the LFCSP package is determined by the state of Bit DB2 in the gain setup register (see Table 16 and Table 17).

**Table 16. Gain Setup Register**

Bit	Description
DB2	Amplifier gain setting DB2 = 0; amplifier gain = 1 (default) DB2 = 1; amplifier gain = 2

**Table 17. 24-Bit Input Shift Register Contents for Gain Setup Command**

DB23 (MSB)	DB22	DB21	DB20	DB19 to DB3	DB2	DB1	DB0 (LSB)
0	1	1	1	Don't care	Gain	Reserved; set to 0	Reserved; set to 0



## APPLICATIONS INFORMATION

### POWER SUPPLY RECOMMENDATIONS

The **AD5675** is typically powered by the following supplies:  $V_{DD} = 3.3\text{ V}$  and  $V_{LOGIC} = 1.8\text{ V}$ .

The **ADP7118** can be used to power the  $V_{DD}$  pin. The **ADP160** can be used to power the  $V_{LOGIC}$  pin. This setup is shown in Figure 47. The **ADP7118** can operate from input voltages up to 20 V. The **ADP160** can operate from input voltages up to 5.5 V.




Figure 47. Low Noise Power Solution for the **AD5675**

### MICROPROCESSOR INTERFACING

Microprocessor interfacing to the **AD5675** is performed via a serial bus that uses a standard protocol that is compatible with DSP processors and microcontrollers. The communications channel requires a 2-wire interface consisting of a clock signal and a data signal.

### AD5675 TO ADSP-BF531 INTERFACE

The I<sup>2</sup>C interface of the **AD5675** is designed for easy connection to industry-standard DSPs and microcontrollers. Figure 48 shows the **AD5675** connected to the Analog Devices, Inc., Blackfin® processor. The Blackfin processor has an integrated I<sup>2</sup>C port that can be connected directly to the I<sup>2</sup>C pins of the **AD5675**.




Figure 48. **AD5675** to **ADSP-BF531** Interface

### LAYOUT GUIDELINES

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. Design the printed circuit board (PCB) on which the **AD5675** is mounted so that the device lies on the analog plane.

The **AD5675** must have ample supply bypassing of 10  $\mu\text{F}$  in parallel with 0.1  $\mu\text{F}$  on each supply, located as close to the package as possible, ideally right up against the device. The 10  $\mu\text{F}$  capacitors are the tantalum bead type. The 0.1  $\mu\text{F}$  capacitor must have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types,

which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

In systems where many devices are on one board, it is often useful to provide some heat sinking capability to allow the power to dissipate easily.

The GND plane on the device can be increased (as shown in Figure 49) to provide a natural heat sinking effect.





Figure 49. Pad Connection to Board

### GALVANICALLY ISOLATED INTERFACE


In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. iCoupler® products from Analog Devices provide voltage isolation in excess of 2.5 kV. The serial loading structure of the **AD5675** makes the device ideal for isolated interfaces because the number of interface lines is kept to a minimum. Figure 50 shows a 4-channel isolated interface to the **AD5675** using an **ADuM1251**. For further information, visit [www.analog.com/icoupler](http://www.analog.com/icoupler).



<sup>1</sup>ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 50. Isolated Interface


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AC

Figure 51. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD.

Figure 52. 20-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm x 4 mm Body and 0.75 mm Package Height (CP-20-8)

Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Resolution (Bits)	Temperature Range	Accuracy	Package Description	Package Option
AD5675ARUZ	16	-40°C to +125°C	±8 LSB INL	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
AD5675ARUZ-REEL7	16	-40°C to +125°C	±8 LSB INL	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
AD5675BRUZ	16	-40°C to +125°C	±3 LSB INL	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
AD5675BRUZ-REEL7	16	-40°C to +125°C	±3 LSB INL	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
AD5675ACPZ-REEL7	16	-40°C to +125°C	±8 LSB INL	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-8
AD5675BCPZ-REEL7	16	-40°C to +125°C	±3 LSB INL	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-8
EVAL-AD5675SDZ				Evaluation Board	

<sup>1</sup> Z = RoHS Compliant Part.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## [Analog Devices Inc.:](#)

[AD5675ARUZ](#) [AD5675BRUZ-REEL7](#) [AD5675ARUZ-REEL7](#) [AD5675BRUZ](#) [EVAL-AD5675SDZ](#) [AD5675ACPZ-RL](#)  
[AD5675BCPZ-RL](#) [AD5675BCPZ-REEL7](#) [AD5675ACPZ-REEL7](#)