

UCS81003

Automotive USB Port Power Controller with Charger Emulation

Features:

- Port Power Switch with Two Current Limit Behaviors
 - 2.9V to 5.5V source voltage range
 Up to 3.0A current (2.85A typical) with 55 mΩ
 - on resistance
 - Overcurrent trip or constant current limiting
 - Soft turn-on circuitry
 - Programmable current limit
 - Dynamic thermal management
 - Under and overvoltage lockout
 - Back-Drive, back-voltage protection
 - Latch or auto-recovery (low test current) fault handling
 - Selectable active-high or -low power switch enable
 - BC1.2 $\mathsf{V}_{\mathsf{BUS}}$ discharge port renegotiation function
- Selectable/Automatic Cycling of Universal Serial Bus (USB) Data Line Charger Emulation Profiles
 - USB-IF BC1.2 Charging Downstream Port (CDP) and Dedicated Charging Port (DCP) modes, Chinese Telecommunications Industry Standard YD/T 1591-2009 and most Apple[®] Inc. and RIM[®] protocols standard; others as defined via the SMBus 2.0/I²C[™] protocol
 - Supports 12W charging emulation
 - USB 2.0 compliant high-speed data switch (in data pass-through, SDP and CDP modes)
 - Nine preloaded charger emulation profiles for maximum compatibility coverage of the peripheral devices
 - One custom-programmable charger emulation profile for portable device support for fully host-controlled charger emulation
- Supports Active Cables
- Self-Contained Current Monitoring and Rationing for Power-Allocation Applications
- Low-Power Attach Detection and Open-Drain (A_DET#) Pin
- Ultra-Low Power Sleep State
- Optional Split Supply Support for V_S and V_{DD} for Low-Power in System Standby States
- Wake on Attach USB
- SMBus 2.0/I²C Communications
- Supports block write and read
- Multiple SMBus addresses
- Wide Operating Temperature Range: -40°C to +85°C
- IEC61000-4-2 8/15 kV Electrostatic Discharge (ESD) Immunity

Description:

The UCS81003 provides a USB port power switch for precise control of up to 3.0A continuous current (2.85A typical) with Overcurrent Limit (OCL), dynamic thermal management, latch or auto-recovery (low-test current) fault handling, selectable active-low or -high enable, under and overvoltage lockout, back-drive protection and back-voltage protection.

Split supply support for V_S and V_{DD} is an option for low power in system standby states. This gives batteryoperated applications (such as on-board computers) the ability to detect attachments from a Sleep or Off state. After the Attach Detection is flagged, the system can decide to wake up and/or provide charging.

In addition to Power Switching and Current Limiting modes, the UCS81003 will automatically charge a wide variety of portable devices, including USB-IF BC1.2, YD/T-1591 (2009), most Apple Inc. and RIM, and many others. Nine preloaded charger emulation profiles maximize the compatibility coverage of the peripheral devices. Additionally, a customizable charger emulation profile is available to accommodate unique existing and future portable device handshaking/signature requirements.

The UCS81003 also provides current monitoring to allow intelligent management of system power and charge rationing for controlled delivery of current, regardless of the host power state. This is especially important for battery-operated applications that want to provide power and do not want to drain the battery excessively.


The UCS81003 is available in a 5 mm x 5 mm 28-pin VQFN package.


Applications:

- DC Power Socket Replacement
- Consumer USB Port Protection
- Consumer Device Charging Port
- Auxiliary Box Charging Feature
- Rear Seat Entertainment Consumer Access Point

UCS81003

Package Type





Block Diagram

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Voltage on $V_{\text{DD}},V_{\text{S}}$ and V_{BUS} pins	0.3 to 6V
Pull-Up Voltage (V _{PULLUP})	0.3 to V _{DD} + 0.3V
Data Switch Current (I _{HSW_ON}), Switch On	±50 mA
Port Power Switch Current	Internally limited
Data Switch Pin Voltage To Ground (D _{POUT} , D _{PIN} , D _{MOUT} , D _{MIN}); (V _{DD} powered or unpowe	ered)0.3 to V _{DD} + 0.3V
Differential Voltage Across Open Data Switch (DPOUT - DPIN, DMOUT - DMIN, DPIN - DPOUT,	D _{MIN} - D _{MOUT})V _{DD}
Voltage on any Other Pin to Ground	0.3 to V _{DD} + 0.3V
Current on any Other Pin	±10 mA
Package Power Dissipation	Table 1-1
Maximum Junction Temperature Under Bias	+125°C
Storage Temperature Range	55°C to +150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Board	Package	θJC	θJA	De-rating Factor Above +25°C	T _A < +25°C Power Rating	T _A < +70°C Power Rating	T _A < +85°C Power Rating
High K (see Note 1)	28-pin VQFN 5 x 5 mm	4°C/W	32°C/W	31.3 mW°/C	2470 mW	1220 mW	800 mW
Low K (see Note 1)	28-pin VQFN 5 x 5 mm	4°C/W	51°C/W	19.6 mW°/C	1620 mW	800 mW	530 mW

TABLE 1-1:POWER DISSIPATION SUMMARY

Note 1: Junction to ambient (θ_{JA}) is dependent on the design of the thermal vias. Without thermal vias and a thermal landing, the θ_{JA} is approximately 77°C/W, including localized PCB temperature increase. This θ_{JA} value is an estimate for a JEDEC[®] compliant 2S2P PCB with thermal vias.

TABLE 1-2: ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_J = -40^{\circ}$ C to $+125^{\circ}$ C; all Typical values at $V_{DD} = V_S = 5V$, $T_J = +27^{\circ}$ C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions		
Power Supply								
Supply Voltage	V _{DD}	4.5	5	5.5	V	Note 1		
Source Voltage	VS	2.9	5	5.5	V	Note 1		
Supply Current in Active (I _{DD_ACTIVE} + I _{VS_ACT})	I _{ACTIVE}	—	650	750	μA	Average current I _{BUS} = 0 mA, T _J < +85°C		

Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

- 2: This parameter is ensured by design and is not 100% tested.
- 3: This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS R2MIN} \le I_{LIM}$) or above $I_{BUS R2MIN}$ (if $I_{BUS R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).
- 5: The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the range is typical.

TABLE 1-2:	ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_J = -40^{\circ}$ C to +125°C; all Typical values at $V_{DD} = V_S = 5V$, $T_J = +27^{\circ}$ C.							
Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions	
Supply Current in Sleep	I _{SLEEP}	—	5	15	μA	Average current	

I _{SLEEP}	—	5	15	μA	Average current V _{PULLUP} ≤ V _{DD} , T _J < +85°C
IDETECT		175		μA	Average current, no portable device attached
		•			•
V _{S_UVLO}		2.5	—	V	V _S voltage increasing
V _{S_UVLO_HYST}		100	—	mV	V _S voltage decreasing
V _{DD_TH}	_	4	—	V	V _{DD} voltage increasing
V _{DD_TH_HYST}	_	500	—	mV	V _{DD} voltage decreasing
A, EM_EN, M1, I	M2, PWR_	EN, S0, I	LATCH, A	LERT#, A	_DET# – DC Parameters
V _{OL}	_	—	0.4	V	I _{SINK_IO} = 8 mA SMDATA, ALERT#, A_DET#
V _{IH}	2.1	—	—	V	PWR_EN, EM_EN, M1, M2, LATCH, S0, SMDATA, SMCLK
V _{IL}		—	0.8	V	PWR_EN, EM_EN, M1, M2, LATCH, S0, SMDATA, SMCLK
I _{LEAK}		—	±5	μA	Powered or unpowered, V _{PULLUP} ≤ V _{DD} , T _J < +85°C
eters					
t _{BLANK}		25	_	ms	
t _{MASK}		5	_	ms	
C _{IN}		5	_	pF	
f _{SMB}	10	_	400	kHz	
t _{SP}		—	50	ns	Note 2
t _{BUF}	1.3	—	—	μs	
t _{SU:STA}	0.6	_	—	μs	
t _{HD:STA}	0.6	—	—	μs	
t _{SU:STO}	0.6	—	—	μs	
t _{HD:DAT}	0	—	—	μs	When transmitting to the master
t _{HD:DAT}	0.3	—	—	μs	When receiving from the master
t _{SU:DAT}	0.6	—	—	μs	
t _{LOW}	1.3	—	—	μs	
t _{HIGH}	0.6	1	l	μs	
	IDETECT VS_UVLO VDD_TH VDD_TH_HYST A, EM_EN, M1, I VOL VIH VIL ILEAK eters tBLANK tMASK CIN fSMB tSP tBUF tSU:STA tHD:STA tHD:DAT tSU:STO tHD:DAT tSU:DAT tLOW	IDETECT V_{S_UVLO} V_{DD_TH} $V_{DD_TH_HYST}$ V_{OL} V_{OL} V_{IH} 2.1 V_{IL} I_{LEAK} t_{BLANK} t_{MASK} T_{MASK} T_{SMB} 10 $t_{SU:STA}$ 0.6 $t_{HD:DAT}$ 0.3 t_{LOW} 1.3	IDETECT — 175 VS_UVLO_HYST — 2.5 VS_UVLO_HYST — 100 VDD_TH — 4 VDD_TH_HYST — 500 A, EM_EN, M1, M2, PWR_EN, S0, I — VOL — — VOL — — VIH 2.1 — VIL — — ILEAK — — thesek — — thesek — 5 fsmask	IDETECT - 175 - VS_UVLO - 2.5 - VS_UVLO_HYST - 100 - VDD_TH - 4 - VDD_TH - 4 - VDD_TH,HYST - 500 - A, EM_EN, M1, M2, PWR_EN, SO, LATCH, A - 0.4 VOL - - 0.4 VIH 2.1 - - VIL - - 0.8 ILEAK - - ±5 eters - ±5 - tBLANK - 25 - tMASK - 5 - tMASK - 5 - fSMB 10 - 400 tsp - 50 - fsMB 10 - 400 tsp - 50 - tburk 1.3 - -	VS_UVLO — 2.5 — V VS_UVLO_HYST — 100 — mV VDD_TH — 4 — V VDD_TH, HYST — 500 — mV A, EM_EN, M1, M2, PWR_EN, SO, LATCH, ALERT#, A — V V VOL — — 0.4 V VIH 2.1 — — V VIL — — 0.8 V VIL — — 0.8 V ILEAK — — ±5 µA eters

Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

- 3: This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).
- **5:** The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the range is typical.

TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_J = -40^{\circ}$ C to $+125^{\circ}$ C; all Typical values at $V_{DD} = V_S = 5V$, $T_J = +27^{\circ}$ C.

CharacteristicSym.Min.Typ.Max.UnitConditionClock/Data Fall Time t_{FALL} 300nsMin = 20 + 0.1 C_{LO} Clock/Data Rise Time t_{RISE} 300nsMin = 20 + 0.1 C_{LO} Capacitive Load C_{LOAD} 400pFPer bus line, NoteTimeout $t_{TIMEOUT}$ 2535msDisabled by defaulIdle Reset t_{IDLE_RESET} 350 μs Disabled by defaulHigh-Speed Data SwitchHigh-Speed Data SwitchDC ParatersSwitch open - Dp_IN DMIN to DMOUT, or to ground. $V_{DD} \leq V_S$ Switch Leakage Current I_{HSW_OFF ± 0.5 μA Switch open - Dp_IN DMIN to DMOUT, or to ground. $V_{DD} \leq V_S$ Charger Resistance R_{CHG} 2 $\Omega\Omega$ Switch closed, V_{DT} test current $= 8$ mA test voltage $= 0.4V$ see Figure $1-2$ On Resistance $R_{ON_HSW_1$ 5 Ω Switch closed, V_{DT} test current $= 8$ mA test voltage $= 3.0V$ see Figure $1-2$ Delta-On Resistance $\Delta R_{ON_HSW_1$ ± 0.3 Ω Switch closed, V_{DT} test current $= 8$ mA test voltage $= 3.0V$ see Figure $1-2$ Delta-On Resistance $\Delta R_{ON_HSW_1$ ± 0.3 Ω Switch closed, V_{DT} test voltage $= 3.0V$ see Figure $1-2$ Delta-On Resistance $\Delta R_{ON_HSW_1$ ± 0.3 Ω <	15
$\begin{array}{ c c c c c c } \hline Clock/Data Rise Time & t_{RISE} & & & 300 & ns & Min = 20 + 0.1 C_{LO} \\ \hline Capacitive Load & C_{LOAD} & & & 400 & pF & Per bus line, Note \\ \hline Timeout & t_{TIMEOUT} & 25 & & 35 & ms & Disabled by defaul \\ \hline Idle Reset & t_{IDLE_RESET} & 350 & & & \mus & Disabled by defaul \\ \hline High-Speed Data Switch \\ \hline High-Speed Data Switch \\ \hline High-Speed Data Switch - DC Parameters \\ \hline Switch Leakage Current & I_{HSW_OFF} & & \pm 0.5 & & \muA & Switch open - D_{PIN} \\ \hline D_{MIN} to D_{MOUT, or to ground.} \\ V_{DD} \leq V_S \\ \hline Charger Resistance & R_{CHG} & & 2 & & M\Omega & D_{POUT or D_{MOUT, or to ground.} \\ \hline On Resistance & R_{ON_HSW} & & 2 & & \Omega & Switch closed, V_{DI} \\ \hline On Resistance & R_{ON_HSW_1} & & 5 & & \Omega & Switch closed, V_{DI} \\ \hline Charger Aresistance & R_{ON_HSW_1} & & 5 & & \Omega & Switch closed, V_{DI} \\ \hline Delta-On Resistance & \Delta R_{ON_HSW} & & \pm 0.3 & & \Omega & Switch closed, V_{DI} \\ \hline Delta-On Resistance & \Delta R_{ON_HSW} & & \pm 0.3 & & \Omega & Switch closed, V_{DI} \\ \hline The total transformation of the test current = 8 mA test voltage = 0.4V see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA, V_{TST} see Figure 1-2 \\ \hline The test current = 8 mA test cur$	
Capacitive LoadC LOADC LOAD400pFPer bus line, NoteTimeout $t_{TIMEOUT}$ 2535msDisabled by defaulIdle Reset t_{IDLE_RESET} 350 μ sDisabled by defaulHigh-Speed Data Switch μ sDisabled by defaulHigh-Speed Data Switch μ sSwitch open - D _{PIN} Switch Leakage Current I_{HSW_OFF} ± 0.5 μ ASwitch open - D _{PIN} D _{MIN} to D _{MOUT} , or to ground. $V_{DD} \leq V_S$ Charger Resistance R_{CHG} 2MΩDPOUT or D _{MOUT} to ground (see Figure BC1.2 DCP charge emulation activeOn Resistance R_{ON_HSW} 2 Ω Switch closed, V_{DT} test current = 8 mA test voltage = 0.4V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} ± 0.3 Ω Switch closed, V_{DT} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} ± 0.3 Ω Switch closed, V_{DT} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} ± 0.3 Ω Switch closed, V_{DT} test current = 8 mA test voltage = 1.2High-Speed Data Switch - AC Parameters	
Timeout $t_{TIMEOUT}$ 2535msDisabled by defaulIdle Reset t_{IDLE_RESET} 350 μ sDisabled by defaulHigh-Speed Data SwitchHigh-Speed Data Switch - DC ParametersSwitch Leakage Current I_{HSW_OFF} ± 0.5 μ ASwitch open - D _{PIN} Charger Resistance R_{CHG} 2MΩDpout of ground. vDD $\leq V_S$ On Resistance R_{ON_HSW} 2 Ω Switch closed, V_{DC} test current = 8 mA test voltage = 0.4V see Figure 1-2On Resistance $R_{ON_HSW_1}$ 5 Ω Switch closed, V_{DC} test current = 8 mA test voltage = 0.4V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} ± 0.3 Ω Switch closed, V_{DC} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} ± 0.3 Ω Switch closed, V_{DC} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} ± 0.3 Ω Switch closed, V_{DC} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} ± 0.3 Ω Switch closed, V_{DC} $I_{TST} = 8 mA, V_{TST}see Figure 1-2$	-
Idle Reset t_{IDLE_RESET} 350 $ \mu$ sDisabled by defaulHigh-Speed Data SwitchHigh-Speed Data Switch - DC ParametersSwitch Leakage Current I_{HSW_OFF} $ \pm 0.5$ $ \mu$ ASwitch open - D _{PIN} D _{MIN} to D _{MOUT} , or to ground. $V_{DD} \leq V_S$ Charger Resistance R_{CHG} $ 2$ $ M\Omega$ D_{POUT} or D_{MOUT} to ground. $V_{DD} \leq V_S$ On Resistance R_{ON_HSW} $ 2$ $ \Omega$ Switch closed, V_{DC} test current = 8 mA test voltage = 0.4V see Figure 1-2On Resistance $R_{ON_HSW_11}$ $ 5$ $ \Omega$ Switch closed, V_{DC} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} $ \pm 0.3$ $ \Omega$ Switch closed, V_{DC} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} $ \pm 0.3$ $ \Omega$ Switch closed, V_{DC} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance $\Delta High-Speed Data Switch - AC Parameters$	
High-Speed Data SwitchHigh-Speed Data Switch - DC ParametersSwitch Leakage Current I_{HSW_OFF} $ \pm 0.5$ $ \mu A$ Switch open - D _{PIN} D _{MIN} to D _{MOUT} , or to ground. $V_{DD} \leq V_S$ Charger Resistance R_{CHG} $-$ 2 $-$ MΩ D_{POUT} or D_{MOUT} to ground (see Figure BC1.2 DCP charge emulation activeOn Resistance R_{ON_HSW} $-$ 2 $ \Omega$ Switch closed, V _{DT} test current = 8 mA test voltage = 0.4V see Figure 1-2On Resistance $R_{ON_HSW_11}$ $-$ 5 $ \Omega$ Switch closed, V _{DT} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} $ \pm 0.3$ $ \Omega$ Switch closed, V _{DT} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} $ \pm 0.3$ $ \Omega$ Switch closed, V _{DT} test current = 8 mA, V _{TST} see Figure 1-2Uterstance ΔR_{ON_HSW} $ \Omega$ Switch closed, V _{DT} test current = 8 mA, V _{TST} see Figure 1-2Delta-On Resistance	
High-Speed Data Switch - DC ParametersSwitch Leakage Current I_{HSW_OFF} $ \pm 0.5$ $ \mu A$ Switch open - D _{PIN} D _{MIN} to D _{MOUT} , or to ground. $V_{DD} \leq V_S$ Charger Resistance R_{CHG} $ 2$ $ M\Omega$ D_{POUT} or D_{MOUT} to ground (see Figure BC1.2 DCP charge emulation activeOn Resistance R_{ON_HSW} $ 2$ $ \Omega$ Switch closed, V_{DL} test current = 8 mA test voltage = 0.4V see Figure 1-2On Resistance $R_{ON_HSW_1}$ $ 5$ $ \Omega$ Switch closed, V_{DL} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} $ \pm 0.3$ $ \Omega$ Switch closed, V_{DL} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} $ \pm 0.3$ $ \Omega$ Switch closed, V_{DL} test current = 8 mA, V_{TST} see Figure 1-2High-Speed Data Switch - AC Parameters	, Note 2
Switch Leakage CurrentI_{HSW_OFF- ± 0.5 - μA Switch open - D _{PIN} D _{MIN} to D _{MOUT} , or to ground. $V_{DD} \leq V_S$ Charger Resistance R_{CHG} -2-M Ω D_{POUT} or D _{MOUT} to ground (see Figure BC1.2 DCP charge emulation activeOn Resistance R_{ON_HSW} -2- Ω Switch closed, V_{DC} test current = 8 mA test voltage = 0.4V see Figure 1-2On Resistance $R_{ON_HSW_1}$ -5- Ω Switch closed, V_{DC} test current = 8 mA test voltage = 3.0V see Figure 1-2On Resistance $\Delta R_{ON_HSW_1}$ - ± 0.3 - Ω Switch closed, V_{DC} test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On Resistance ΔR_{ON_HSW} - ± 0.3 - Ω Switch closed, V_{DC} test current = 8 mA, V_{TST} see Figure 1-2High-Speed Data Switch - AC Parameters	
$\begin{array}{ c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	
On ResistanceRON_HSW—2—ΩOn ResistanceRON_HSW—2—ΩSwitch closed, VDE test current = 8 mA test voltage = 0.4V see Figure 1-2On ResistanceRON_HSW_1—5—ΩSwitch closed, VDE test current = 8 mA test voltage = 0.4V see Figure 1-2On ResistanceRON_HSW_1—5—ΩSwitch closed, VDE test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On ResistanceΔRON_HSW—±0.3—ΩSwitch closed, VDE test current = 8 mA test voltage = 3.0V see Figure 1-2Delta-On ResistanceΔRON_HSW—±0.3—ΩSwitch closed, VDE test current = 8 mA, test voltage = 3.0V see Figure 1-2Delta-On ResistanceΔRON_HSW—±0.3—ΩSwitch closed, VDE test current = 8 mA, test voltage = 3.0V see Figure 1-2Delta-On ResistanceΔRON_HSW—±0.3—ΩSwitch closed, VDE test current = 8 mA, test voltage = 3.0V see Figure 1-2High-Speed Data Switch - AC Parameters	
$\begin{array}{ c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	1-2),
$\Delta R_{ON_HSW} = \frac{\pm 0.3}{1000} = \frac{\pm 0.3}{1000} = \frac{1}{1000} = \frac{1}{1$,
High-Speed Data Switch - AC Parameters	,
D _P , D _M Capacitance to C _{HSW_ON} — 4 — pF Switch closed, V _{DE} Ground	= 5V
D_{P} , D_{M} Capacitance to C_{HSW_OFF} — 2 — pF Switch open, V_{DD} : Ground	: 5V
Turn Off Time t _{HSW_OFF} - 400 - µs Time from state co (EM_EN, M1, M2) switch off, R _{TERM} = C _{LOAD} = 5 pF	switch on to
Turn-On Time t _{HSW_ON} - 400 - µs Time from state co (EM_EN, M1, M2) switch on, R _{TERM} = C _{LOAD} = 5 pF	switch off to
Propagation Delay t_{PD} — 0.25 — ns $R_{TERM} = 50\Omega$, C_{LO}	_{4D} = 5 pF

Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

3: This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).

5: The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the range is typical.

TABLE 1-2:	ELECTRICAL CHARACTERISTICS	(CONTINUED)
------------	-----------------------------------	-------------

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_J = -40^{\circ}$ C to $+125^{\circ}$ C; all Typical values at $V_{DD} = V_S = 5V$, $T_J = +27^{\circ}$ C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions		
Propagation Delay Skew	Δt_{PD}	—	25	—	ps	$R_{TERM} = 50\Omega$, $C_{LOAD} = 5 \text{ pF}$		
Rise/Fall Time	t _{F/R}	—	10	—	ns	$R_{TERM} = 50\Omega$, $C_{LOAD} = 5 \text{ pF}$		
D _P – D _M Crosstalk	X _{TALK}		-40	—	dB	$R_{TERM} = 50\Omega$, $C_{LOAD} = 5 \text{ pF}$		
Off Isolation	O _{IRR}	—	-30		dB	$R_{\text{TERM}} = 50\Omega$, $C_{\text{LOAD}} = 5 \text{ pF}$, f = 240 MHz		
-3 dB Bandwidth	BW	-	1100	—	MHz	$R_{TERM} = 50\Omega$, $C_{LOAD} = 5 \text{ pF}$, $V_{DPOUT} = V_{DMOUT} = 350 \text{ mV DC}$		
Total Jitter	tj	—	200	_	ps	$R_{TERM} = 50\Omega$, $C_{LOAD} = 5 \text{ pF}$, Rise Time = Fall Time = 500 ps at 480 Mbps (PRBS = 2 ¹⁵ - 1)		
Skew of Opposite Transitions of the Same Output	t _{SK(P)}	—	20	—	ps	R _{TERM} = 50Ω, C _{LOAD} = 5 pF		
Port Power Switch								
Port Power Switch - DC Parameter								
Overvoltage Lockout	V _{S_OV}	—	6	—	V			
On Resistance	R _{ON_PSW}	—	55	—	mΩ	4.75V < V _S < 5.25V		
V _S Leakage Current	I _{LEAK_VS}	_	2.22	—	μA	Sleep state into V _S pin		
Back-Voltage Protection Threshold	V _{BV_TH}	—	150	—	mV	$V_{BUS} > V_S,$ $V_S > V_{S_UVLO}$		
Back-Drive Current	I _{BD_1}	_	0	3	μΑ	V _{DD} < V _{DD_TH} , Any powered power pin to any unpowered power pin. Current out of unpowered pin (Note 3).		
	I _{BD_2}	_	0	2	μA	$\label{eq:VDD} \begin{array}{l} V_{DD} < V_{DD_TH}, \\ \text{Any powered power pin, except} \\ \text{for } V_{DD} \text{ to } V_{BUS} \text{ in Detect} \\ \text{power state and } V_S \text{ to } V_{BUS} \text{ in} \\ \text{Active Power state. Current} \\ \text{out of unpowered pin (Note 3).} \end{array}$		

Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

3: This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).

5: The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the range is typical.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Selectable Current Limits	I _{LIM1}		570		mA	I_{LIM} Resistor = 0 or 47 k Ω (minimum mA setting)
	I _{LIM2}	—	1000	—		I_{LIM} Resistor = 10 k Ω or 56 k Ω
	I _{LIM3}		1130			I_{LIM} Resistor = 12 k Ω or 68 k Ω
	I _{LIM4}	—	1350	_		I_{LIM} Resistor = 15 k Ω or 82 k Ω
	I _{LIM5}	—	1680	_		I_{LIM} Resistor = 18 k Ω or 100 k Ω
	I _{LIM6}		2050			I_{LIM} Resistor = 22 k Ω or 120 k Ω
	I _{LIM7}	_	2280	_		I_{LIM} Resistor = 27 k Ω or 150 k Ω
	I _{LIM8}	_	2850	3000		I_{LIM} Resistor = 33 k Ω or V_{DD}
Pin Wake Time	t _{PIN_WAKE}		3		ms	
SMBus Wake Time	t _{SMB_WAKE}	—	4	_	ms	
Idle Sleep Time	t _{IDLE_SLEEP}	_	200	_	ms	
Thermal Regulation Limit	T _{REG}	_	110	—	°C	Die Temperature at which current limit will be reduced.
Thermal Regulation Hysteresis	T _{REG_HYST}	—	10	—	°C	Hysteresis for t _{REG} functionality Temperature must drop by this value before I _{LIM} value restored to normal operation.
Thermal Shutdown Threshold	T _{TSD}	—	135	—	°C	Die Temperature at which por power switch will turn off.
Thermal Shutdown Hysteresis	T _{TSD_HYST}	_	35		°C	After Shutdown due to T _{TSD} being reached, a die temperature drop is required before port power switch can be turned on again.
Auto-Recovery Test Current	I _{TEST}	—	190		mA	Portable device attached, V_{BUS} = 0V, Die Temp < T _{TSD}
Auto-Recovery Test Voltage	V _{TEST}		750	_	mV	Portable device attached,

Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

R_{DISCHARGE}

- 3: This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).

100

_

5: The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the range is typical.

Discharge Impedance

 $V_{BUS} = 0V$ before application,

250 - 1000 mV, default listed

Die Temp < T_{TSD} Programmable,

Ω

TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions			
Port Power Switch - AC Parameters									
Turn-On Delay	t _{ON_PSW}		0.75	—	ms	PWR_EN active toggle to switch on time, V _{BUS} discharge not active.			
Turn-Off Time	^t off_psw_ina	_	0.75		ms	PWR_EN inactive toggle to switch off time $C_{BUS} = 120 \ \mu F$			
Turn-Off Time	^t OFF_PSW_ERR		1		ms	Overcurrent Error, V_{BUS} Min Error, or Discharge Error to switch off, $C_{BUS} = 120 \ \mu F$			
Turn-Off Time	t _{OFF_PSW_ERR}		100	—	ns	TSD or back-drive error to switch off, $C_{BUS} = 120 \ \mu F$			
V _{BUS} Output Rise Time	t _{R_BUS}	_	1.1		ms	Measured from 10% to 90% of V_{BUS} , C_{LOAD} = 220 µF, I_{LIM} = 1.0A			
Soft Turn-On Rate	$\Delta I_{BUS} / \Delta_t$	_	100	—	mA/µs				
Temperature Update Time	t _{DC_TEMP}		200		ms	Programmable 200 - 1600 ms, default listed			
Short-Circuit Response Time	t _{SHORT_LIM}		1.5		μs	Time from detection of short to current limit applied. No C _{BUS} applied.			
Short-Circuit Detection Time	t _{SHORT}		6	—	ms	Time from detection of short to port power switch disconnect and ALERT# pin assertion.			
Latched Mode Cycle Time	t _{UL}		7	—	ms	From PWR_EN edge transition from inactive to active to begin error recovery.			
Auto-Recovery Mode Cycle Time	t _{CYCLE}	_	25		ms	Time delay before error condition check. Programmable 10-25 ms, default listed.			
Auto-Recovery Delay	t _{RST}		20	_	ms	Portable device attached, V_{BUS} must be $\geq V_{TEST}$ after this time. Programmable 10-25 ms, default listed.			
Discharge Time	^t DISCHARGE		200		ms	Amount of time discharge resistor applied. Programmable 100-400 ms, default listed.			

Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

- 2: This parameter is ensured by design and is not 100% tested.
- **3:** This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).
- **5:** The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the range is typical.

TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $T_J = -40^{\circ}C$ to $+125^{\circ}C$; all Ty	Unless otherwise pical values at V	e specified _{DD} = V _S =	d, V _{DD} = 4 5V, T _J =	.5V to 5.5 +27°C.	V, V _S = 2.9	PV to 5.5V, $V_{PULLUP} = 3V$ to 5.5V,
Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Po	ort Power Switch	n Operatio	on With T	rip Mode	Current L	imiting
Region 2 Current Keep-Out	I _{BUS_R2MIN}	_	0.12	—	А	
Minimum V _{BUS} Allowed at Output	V _{BUS_MIN}	1.5	2.0	2.25	V	Note 5
Port Powe	er Switch Opera	tion with	Constant	Current	Limiting (Variable Slope)
Region 2 Current Keep-Out	I _{BUS_R2MIN}	_	1.68	—	А	
Minimum V _{BUS} Allowed at Output	V _{BUS_MIN}	1.5	2.0	2.25	V	Note 5
		Current N	leasurem	ent - DC		
Current Measurement Range	I _{BUS_M}	0	—	2988.6	mA	Range 0 – 255 LSB (see Note 4)
Reported Current Measurement Resolution	D _{IBUS_M}	—	11.72	_	mA	1 LSB
Current Measurement		_	±2	_	%	180 mA < I _{BUS} < I _{LIM}
Accuracy		_	±2	_	LSB	I _{BUS} < 180 mA
	(Current M	leasurem	ent - AC		
Sampling Rate			500	—	μs	
		Charge	Rationin	g - DC		
Accumulated Current Measurement Accuracy		—	±4.5	—	%	
		Charge	Rationin	g - AC		
Current Measurement Update Time	^t PCYCLE	_	1		S	
Attach/Removal Detection	1					
		V _{BUS}	Bypass -	DC	-	
On Resistance	R _{ON_BYP}	—	50	—	Ω	
Leakage Current	I _{LEAK_BYP}		—	3	μA	Switch off, T _A < +85°C, Note 2
Current Limit	I _{DE-} T_CHG ^{/I} BUS_BY P	_	2	_	mA	V_{DD} = 5V and V_{BUS} > 4.75V
	Att	ach/Rem	oval Dete	ction - D		
Attach Detection Threshold	IDET_QUAL	_	800	—	μA	Programmable 200 – 1000 μA, default listed.

Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

3: This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).

5: The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the range is typical.

TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)

Characteristic	ypical values at V Sym.	Min.	Тур.	Max.	Unit	Conditions
Primary Removal Detection Threshold	IREM_QUAL_ACT	_	700	_	μA	Programmable 100 – 900 μA, default listed, Active Power state
		_	800	_	μΑ	Programmable 200 – 1000 µA, default listed, Detect power state (see Section 8.4 " Removal Detection ").
	Att	ach/Rem	oval Dete	ection - AC	C	
Attach Detection Time	t _{DET_QUAL}	_	100	—	ms	Time from Attach to A_DET# assert
Removal Detection Time	t _{REM_QUAL}	_	1000	—	ms	
Allowed Charge Time	^t DET_CHARGE	_	800	—	ms	C _{BUS} = 500 μF maximum, Programmable 200 – 2000 ms, default listed.
Charger Emulation Profile	9					
		General	Emulatio	on - DC		
Charging Current Threshold	I _{BUS_CHG}	_	175.8		mA	Default
Charging Current Threshold Range	I _{BUS_CHG_RNG}	11.72	—	175.8	mA	Note 5
DP-DM Shunt Resistor Value	R _{DCP_RES}		—	200	Ω	Connected between D_{POUT} and D_{MOUT} , $0V < D_{POUT} = D_{MOUT} < 3V$
Response Magnitude (voltage divider option resistance range)	SX_RXMAG_DVDR	93		200	kΩ	Note 5
Resistor Ratio Range (voltage divider option)	SX_RATIO	0.25	_	0.66	V/V	Note 5
Resistor Ratio Accuracy (voltage divider option)	SX_RATIO_ACC		±0.5	—	%	Average over range
Response Magnitude (resistor option range)	SX_RXMAG_RES	1.8	—	150	kΩ	Note 5
Internal Resistor Tolerance (resistor option)	SX_RXMAG_RES _ACC	—	±10	—	%	Average over range
Response Magnitude (voltage option range)	SX_RXMAG_VOLT	0.4		2.2	V	Note 5
Voltage Option Accuracy	SX_RXMAG_VOLT _ACC	_	±1	—	%	No load, average over range
Voltage Option Accuracy	SX_RXMAG_VOLT _ACC_ 150	_	-6	—	%	150 μA load, average over range
Voltage Option Accuracy	SX_RXMAG_VOLT _ACC_ 250	_	-10	—	%	250 μA load, average over range

Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

- **2:** This parameter is ensured by design and is not 100% tested.
- **3:** This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).
- **5:** The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the range is typical.

$T_J = -40^{\circ}C$ to $+125^{\circ}C$; all T_Y Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Voltage Option Output	SX_RXMAG_VOLT _BC	0.5	—	—	V	D _{MOUT} = 0.6V, 250 μA load, Note 3
Response Magnitude (Zero Volt Option Range)	SX_PUPD	10	—	150	μA	SX_RXMAG_VOLT = 0 Note 5
Pull-Down Current Accuracy	SX_PUPD _ACC_3p6	_	±5	—	%	D _{POUT} or D _{MOUT} = 3.6V Compliance voltage
Pull-Down Current	SX_PUPD _ACC_BC	50	_	_	μA	Setting = $100 \ \mu A$ D _{POUT} or D _{MOUT} = $0.15V$ Compliance voltage, Note 3
Stimulus Voltage Threshold Range	SX_TH	0.3	—	2.2	V	Note 5
Stimulus Voltage Accuracy	SX_TH_ ACC		±2	—	%	Average over range
Stimulus Voltage Accuracy	SX_TH_ACC_BC	0.25		—	V	At SX_TH = 0.3V, Note 3
		General	Emulatio	on - AC		
Emulation Reset Time	t _{EM_RESET}	_	50	—	ms	Default
Emulation Reset Time Range	^t em_reset_ rng	50	_	175	ms	Note 5
Emulation Timeout Range	t _{EM_} TIMEOUT	0.8	—	12.8	S	Note 5
Stimulus Delay, SX_TD Range	t _{STIM_DEL}	0	—	100	ms	Note 5
Emulation Delay	t _{RES_EM}	—	_	0.5	S	Time from set impedance to impedance appears on $D_{\text{P}}/D_{\text{N}}$


Note 1: For split supply systems using the Attach Detection feature, V_S must not exceed V_{DD} + 150 mV.

2: This parameter is ensured by design and is not 100% tested.

3: This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS81003 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.68A$).

The Minimum and Maximum values represent the boundaries of a programmable range. Each value in the 5: range is typical.



Note 3.

UCS81003




FIGURE 1-2:

Description of DC Terms.

TABLE 1-3: TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T _A	-40	_	+85	°C	
Storage Temperature Range	T _A	-55	_	+150	°C	
Thermal Package Resistances - see Table 1-1						

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_J = +27^{\circ}C$.




FIGURE 2-1: USB-IF High-Speed Eye Diagram (Without Data Switch).






FIGURE 2-2: USB-IF High-Speed Eye Diagram (With Data Switch).



Power-Up.








FIGURE 2-5: Internal Power Switch Short Response.



Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_J = +27^{\circ}C$.








FIGURE 2-8: Frequency.

Data Switch Bandwidth vs.




FIGURE 2-9: vs. Temperature.




FIGURE 2-10: Power Switch On Resistance vs. Temperature.




FIGURE 2-11: R_{DCP_RES} Resistance vs.Temperature.




FIGURE 2-12: Power Switch On/Off Time vs. Temperature.

UCS81003

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_J = +27^{\circ}C$.




FIGURE 2-13: V_S Overvoltage Threshold vs. Temperature.




FIGURE 2-14: V_S Undervoltage Threshold vs. Temperature.




FIGURE 2-15:

Detect State V_{BUS} vs. I_{BUS}.




FIGURE 2-16: Trip Current Limit Operation vs. Temperature.




FIGURE 2-17: I_{BUS} Measurement Accuracy.




FIGURE 2-18: Active State Current vs. Temperature.

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_J = +27^{\circ}C$.





FIGURE 2-19: Detect State Current vs. Temperature.



Temperature.

3.0 PIN DESCRIPTION

The description of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

UCS81003 5x5 VQFN	Symbol	Function	Pin Type	Connection Type if Pin Not Used
1	NC	Not internally connected	n/a	Leave open
2	M1	Active mode selector input #1	DI	Connect to ground or V _{DD} (see Note 3)
3	M2	Active mode selector input #2	DI	Connect to ground or V _{DD} (see Note 3)
4	V _{BUS1}	Voltage output from Power Switch.	Hi-Power	Leave open
5	V _{BUS2}	These pins are internally connected and must be	Note 1	
6	V _{BUS3}	tied together.		
7	COMM_SEL/I _{LIM}	COMM_SEL - Selects SMBus or Stand-alone mode of operation (see Table 11-1).	AIO	n/a
	I _{LIM} - Selects the hardware current limit at power-up.			
8	SEL	Selects polarity of PWR_EN control and SMBus address (see Table 11-2).	AIO	n/a
9	V _{S1}	Voltage input to Power Switch. These pins are	Hi-Power	Connect to ground
10	V _{S2}	internally connected and must be tied together.		
11	V _{S3}			
12	V _{DD}	Main power supply input for chip functionality	Power	n/a
13	PWR_EN	Port power switch enable input. Polarity determined by SEL pin.	DI	Connect to ground or V _{DD} (see Note 3)
14	NC	Not internally connected	n/a	Leave open
15	NC	Not internally connected	n/a	Leave open

Note 1: Total leakage current from pins 4, 5 and 6 (V_{BUS}) to ground must be less than 100 µA for proper attach/removal detection operation.

2: It is recommended to use 2 MΩ pull-down resistors on the D_{POUT} and/or D_{MOUT} pin if a portable device stimulus is expected when using the Customer Charger Emulation profile with the high-speed data switch open. The 2 MΩ value is based on BC1.1 impedance characteristics for Dedicated Charging Ports.

3: To ensure operation, the PWR_EN pin must be enabled, as determined by the SEL pin decode, when it is not driven by an external device. Furthermore, one of the M1, M2 or EM_EN pins must be connected to V_{DD} if all three are not driven from an external device. If the PWR_EN pin is disabled or all of the M1, M2 and EM_EN pins are connected to ground, the UCS81003 will remain in the Sleep or Detect state unless activated via the SMBus.

TABLE 3-1: PIN FUNCTION TABLE

UCS81003 5x5 VQFN	Symbol	Function	Pin Type	Connection Type if Pin Not Used
16	SMDATA/LATCH	SMDATA - SMBus data input/output (requires pull-up resistor)	DIOD	n/a
		LATCH - In Stand-Alone mode, Latch/Auto-recovery fault handling mechanism selection input (see Section 7.5 "Fault Handling Mechanism")	DI	
17	SMCLK/S0	SMCLK - SMBus Clock Input (requires pull-up resistor)	DI	n/a
		S0 - In Stand-Alone mode, enables Attach/Removal Detection feature (see Section 5.3.6 "S0 Input")		
18	ALERT#	Active low error event output flag (requires pull-up resistor)	OD	Connect to ground
19	D _{PIN}	USB data input (plus)	AIO	Connect to ground or ground through a resistor
20	D _{MIN}	USB data input (minus)	AIO	Connect to ground or ground through a resistor
21	NC	Not internally connected	n/a	Leave open
22	NC	Not internally connected	n/a	Leave open
23	D _{MOUT}	USB data output (minus)	AIO (see Note 2)	Connect to ground
24	D _{POUT}	USB data output (plus)	AIO (see Note 2)	Connect to ground
25	A_DET#	Active low device Attach Detection output flag (requires pull-up resistor)	OD	Connect to ground
26	EM_EN	Active mode selector input	DI	Connect to ground or V _{DD} (see Note 3)
27	GND	Ground	Power	n/a
28	NC	Not internally connected	n/a	Leave open
29	EP	Exposed Thermal Pad. Must be connected to the electrical ground.	EP	n/a

Note 1: Total leakage current from pins 4, 5 and 6 (V_{BUS}) to ground must be less than 100 µA for proper attach/removal detection operation.

2: It is recommended to use 2 MΩ pull-down resistors on the D_{POUT} and/or D_{MOUT} pin if a portable device stimulus is expected when using the Customer Charger Emulation profile with the high-speed data switch open. The 2 MΩ value is based on BC1.1 impedance characteristics for Dedicated Charging Ports.

3: To ensure operation, the PWR_EN pin must be enabled, as determined by the SEL pin decode, when it is not driven by an external device. Furthermore, one of the M1, M2 or EM_EN pins must be connected to V_{DD} if all three are not driven from an external device. If the PWR_EN pin is disabled or all of the M1, M2 and EM_EN pins are connected to ground, the UCS81003 will remain in the Sleep or Detect state unless activated via the SMBus.

Pin Type	Description
Power	This pin is used to supply power or ground to the device
Hi-Power	This pin is a high-current pin
AIO	Analog Input/Output - this pin is used as an I/O for analog signals.
DI	Digital Input - this pin is used as a digital input. This pin will be glitch-free.
DIOD	Open-Drain Digital Input/Output - this pin is bidirectional. It is open-drain and requires a pull-up resistor. This pin will be glitch-free.
OD	Open-Drain Digital Output - used as a digital output. It is open-drain and requires a pull-up resistor. This pin will be glitch-free.
EP	Exposed Thermal Pad

TABLE 3-2: PIN TYPES DESCRIPTION

4.0 TERMS AND ABBREVIATIONS

Note: The M1, M2, PWR_EN and EM_EN pins each have configuration bits (<pin name>_SET in Section 10.4.3 "Switch Configuration Register") that may be used to perform the same function as the external pin state. These bits are accessed via the SMBus/l²C and are OR'd with the respective pin. This OR'd combination of pin state and register bit is referenced as the <pin name> control.

TABLE 4-1: TERMS AND ABBREVIATIONS

Term/Abbreviation	Description
Active mode	Active power state operation mode: Data Pass-through, BC1.2 SDP, BC1.2 CDP, BC1.2 DCP or Dedicated Charger Emulation Cycle.
Attach Detection	An Attach Detection event occurs when the current drawn by a portable device is greater than I_{DET_QUAL} for longer than t_{DET_QUAL} .
Attachment	The physical insertion of a portable device into a USB port that UCS81003 is controlling.
CC	Constant Current
CDM	Charged Device Model. JEDEC [®] model for characterizing susceptibility of a device to damage from ESD.
CDP or USB-IF BC1.2 CDP	Charging Downstream Port. The combination of the UCS81003 CDP handshake and an active standard USB host comprises a CDP. This enables a BC1.2 compliant portable device to simultaneously draw current up to 1.5A while data communication is active. The USB high-speed data switch is closed in this mode.
Charge Enable	When a charger emulation profile has been accepted by a portable device and charging commences.
Charger Emulation Profile	Representation of a charger comprised of D_{POUT} , D_{MOUT} and V_{BUS} signaling, which make up a defined set of signatures or handshaking protocols.
Connection	USB-IF term which refers to establishing active USB communications between a USB host and a USB device.
Current Limiting Mode	Determines the action that is performed when the I_{BUS} current reaches the I_{LIM} threshold. Trip opens the port power switch. Constant Current (variable slope) allows V_{BUS} to be dropped by the portable device.
DCE	Dedicated Charger Emulation. Charger emulation in which the UCS81003 can deliver power only (by default). No active USB data communication is possible when charging in this mode (by default).
DCP or USB-IF BC1.2 DCP	Dedicated Charging Port. This functions as a dedicated charger for a BC1.2 portable device. This allows the portable device to draw currents up to 1.5A with Constant Current Limiting (and beyond 1.5A with Trip Current Limiting). No USB communications are possible (by default).
DC	Dedicated Charger. A charger which inherently does not have USB communications, such as an A/C wall adapter.
Disconnection	USB-IF term which refers to the loss of active USB communications between a USB host and a USB device.
Dynamic Thermal Management	The UCS81003 automatically adjusts port power switch limits and modes to lower internal power dissipation when the thermal regulation temperature value is approached.
Enumeration	A USB-specific term indicating that a host is detecting and identifying USB devices.
Handshake	Application of a charger emulation profile that requires a response. Two-way communication between the UCS81003 and the portable device.
НВМ	Human Body Model
HSW	High-Speed switch
I _{BUS_R2MIN}	Current limiter mode boundary

Term/Abbreviation	Description
I _{LIM}	The I _{BUS} current threshold used in current limiting. In Trip mode, when I _{LIM} is reached, the port power switch is opened. In Constant Current mode, when the current exceeds I _{LIM} , operation continues at a reduced voltage and increased current; if V _{BUS} voltage drops below V _{BUS_MIN} , the port power switch is opened.
Legacy	USB devices that require non-BC1.2 signatures be applied on the D _{POUT} and D _{MOUT} pins to enable charging.
OCL	Overcurrent limit
POR	Power-on Reset
Portable Device	USB device attached to the USB port.
Power Thief	A USB device that does not follow the handshaking conventions of a BC1.2 device or Legacy devices and draws current immediately upon receiving power (i.e., a USB book light, portable fan, etc).
Removal Detection	A Removal Detection event occurs when the current load on the V_{BUS} pin drops to less than I_{REM_QUAL} for longer than t_{REM_QUAL} .
Removal	The physical removal of a portable device from a USB port that the UCS81003 is controlling.
Response	An action, usually in response to a stimulus, in charger emulation performed by the UCS81003 device via the USB data lines.
SDP or USB-IF SDP	Standard downstream port. The combination of the UCS81003 high-speed switch being closed with an upstream USB host present comprises a BC1.2 SDP. This enables a BC1.2 compliant portable device to simultaneously draw current up to 0.5A while data communication is active.
Signature	Application of a charger emulation profile without waiting for a response. One-way communi- cation from the UCS81003 to the portable device.
Stand-Alone Mode	Indicates that the communications protocol is not active and all communications between the UCS81003 and a controller are done via the external pins only (M1, M2, EM_EN, PWR_EN, S0 and LATCH as inputs, and ALERT# and A_DET# as outputs).
Stimulus	An event in charger emulation detected by the UCS81003 device via the USB data lines.

TABLE 4-1:TERMS AND ABBREVIATIONS (CONTINUED)

5.0 GENERAL DESCRIPTION


The UCS81003 provides a single USB port power switch for precise control of up to 3.0A continuous current with overcurrent limit (OCL), dynamic thermal management, latch or auto-recovery fault handling, selectable active-low or -high enable, under and overvoltage lockout, and back-voltage protection.


Split supply support for V_{BUS} and V_{DD} is an option for low power in system standby states.

In addition to power switching and current limiting, the UCS81003 provides automatic and configurable charger emulation profiles to charge a wide variety of portable devices, including USB-IF BC1.2 (CDP or DCP modes), YD/T-1591 (2009), 12W charging, most Apple and RIM portable devices and many others.

The UCS81003 also provides current monitoring to allow intelligent management of system power and charge rationing for controlled delivery of current regardless of the host power state. This is especially important for battery-operated applications that need to provide power without excessively draining the battery, or that require power allocation depending on application activities.

Figure 5-1 shows a UCS81003 full-featured system configuration in which the UCS81003 provides a port power switch and low-power Attach Detection with wake-up signaling (wake on USB). The current limit is established at power-up. It can be lowered if required after power-up via the SMBus/l²C. This configuration also provides configurable USB data line-charger emulation, programmable current limiting (as determined by the accepted charger emulation profile), active current monitoring and port charge rationing.





UCS81003

Figure 5-2 shows a system configuration in which the UCS81003 provides a USB data switch, port power switch, low-power Attach Detection and portable device Attach/Removal Detection signaling. This configuration does not include configurable data line charger emulation, programmable current limiting or current monitoring and rationing.




FIGURE 5-2: UCS81003 System Configuration (Charger Emulation, No SMBus, with USB Host).

Figure 5-3 shows a system configuration in which the UCS81003 provides a port power switch, low-power Attach Detection and portable device attachment detected signaling. This configuration is useful for applications that already provide USB BC1.2 and/or legacy data line handshaking on the USB data lines, but still require port power switching and current limiting.




Figure 5-4 shows a system configuration in which the UCS81003 provides a port power switch, low-power Attach Detection, charger emulation (with no USB host) and portable device attachment detected signaling. This configuration is useful for wall adapter-type applications and cigarette-plug adapters.




FIGURE 5-4: UCS81003 System Configuration (No SMBus, No USB Host, with Charger Emulation).

5.1 UCS81003 Power States

The UCS81003 has the following power states:

TABLE 5-1:POWER STATES DESCRIPTION

State	Description
Off	This power state is entered when the voltage at the V_{DD} pin voltage is < V_{DD_TH} . In this state, the device is considered "off". The UCS81003 will not retain its digital states and register contents, nor respond to SMBus/l ² C communications. The port power switch, bypass switch and the high-speed data switches will be off. See Section 5.1.1 "Off State Operation".
Sleep	This is the lowest power state available. While in this state, the UCS81003 will retain digital functionality, respond to changes in emulation controls and wake to respond to SMBus/I ² C communications. The high-speed switch and all other functionality will be disabled. See Section 5.1.2 "Sleep State Operation".
Detect	This is a low-current power state. In this state, the device is actively looking for a portable device to be attached. The high-speed switch is disabled by default. While in this state, the UCS81003 will retain the configuration and charge rationing data, but it will not monitor the bus current. SMBus/I ² C communications will be fully functional. See Section 5.1.3 "Detect State Operation".
Error	This power state is entered when a fault condition exists. See Section 5.1.5 "Error State Operation".
Active	This power state provides full functionality. While in this state, operations include activation of the port power switch, USB data line handshaking/charger emulation and current limiting and charge rationing. See Section 5.1.4 "Active State Operation" .

Table 5-2 shows the settings for the various power states, except Off and Error. If $V_{DD} < V_{DD_{TH}}$, the UCS81003 is in the Off state. To determine the mode of operation in the Active state, see Table 9-1.

Note: Using configurations not listed in Table 5-2 is not recommended and may produce undesirable results.

Power State	V _S	PWR_EN	S0	M1, M2, EM_EN	Portable Device Attached	Behavior
Sleep	n/a	disabled	0	Not set to Data Pass-Through. (Note 1)	n/a	 All switches disabled. V_{BUS} will be near ground potential. The UCS81003 wakes to respond
	n/a	enabled	0	AII = 0b	n/a	to SMBus communications.
Detect	n/a	disabled	1	n/a	n/a	High-Speed switch disabled (by
(see Section 8.0 "Detect State"	< V _{S_UVLO}	enabled	1	All ≠ 0b	n/a	 default). Port power switch disabled. Host-Controlled transition to Active state (see Section 5.1.3.2 "Host-Controlled Transition from Detect to Active").
	> V _{S_UVLO}	enabled	1	All ≠ 0b	No	 High-Speed switch disabled (by default). Automatic transition to Active state when conditions met (see Section 5.1.3.1 "Automatic Transition from Detect to Active").
Active (see Section 9.0 "Active State")	> V _{S_UVLO}	enabled	0	All ≠ 0b	n/a	 High-Speed switch enabled/disabled based on mode. Port power switch is on at all times. Attach and Removal Detection disabled. See Note 2.
	> V _{S_UVLO}	enabled	1	All ≠ 0b	Yes	Port power switch is on.Removal Detection enabled.

TABLE 5-2:	POWER STATES CONTROL SETTINGS

Note 1: In order to transition from Active State Data Pass-through mode into Sleep with these settings, change the M1, M2 and EM_EN pins before changing the PWR_EN pin. See Section 9.4 "Data Pass-Through (No Charger Emulation)".

2: If S0 = '0' and a portable device is not attached in DCE Cycle mode, the UCS81003 will be cycling through charger emulation profiles (by default). There is no guarantee which charger emulation profile will be applied first when a portable device attaches.


5.1.1 OFF STATE OPERATION


The device is in the Off state if V_{DD} is less than $V_{DD_TH}.$ When the UCS81003 is in the Off state, it does nothing, and all circuitry is disabled. Digital register values are not stored and the device will not respond to SMBus commands.

5.1.2 SLEEP STATE OPERATION

When the UCS81003 is in the Sleep state, the device is in its lowest-power state. The high-speed switch, bypass switch and the port power switch are disabled. The Attach and Removal Detection feature is disabled. V_{BUS} will be near ground potential. The ALERT# pin is not asserted. If asserted prior to entering the Sleep state, the ALERT# pin will be released. The A_DET# pin is released. SMBus activity is limited to single byte read or write. The first data byte read from the UCS81003 when in the Sleep state will wake the device; however, the data to be read will return all 0's and should be considered invalid. This is a "dummy" read byte meant to wake the UCS81003. Subsequent read or write bytes will be accepted normally. After the dummy read, the UCS81003 will be in a higher-power state (see Figure 5-6). The device will return to Sleep after the last communication, or if no further communication has occurred.

Figure 5-5 shows timing diagrams for waking the UCS81003 via external pins. Figure 5-6 shows the timing for waking the UCS81003 via SMBus.





5.1.3 DETECT STATE OPERATION

When the UCS81003 is in the Detect state, the port power switch will be disabled. The high-speed switch is also disabled by default. The V_{BUS} output will be connected to the V_{DD} voltage by a secondary bypass switch (see Section 8.0 "Detect State").

There is one **non-recommended** configuration which places the UCS81003 in the Detect state, but V_{BUS} will not be discharged and a portable device attachment will not be detected. For the recommended configurations, see Table 5-2.

There are two methods for transitioning from the Detect state to the Active state: automatic and host-controlled.

5.1.3.1 Automatic Transition from Detect to Active

For the Detect state, set S0 to '1', enable PWR_EN, set the EM_EN, M1 and M2 controls to the desired Active mode (Table 9-1), and supply $V_S > V_{S_UVLO}$. When a portable device is attached and an Attach Detection event occurs, the UCS81003 will automatically transition to the Active state and operate according to the selected Active mode.

5.1.3.2 Host-Controlled Transition from Detect to Active

For the Detect state, set S0 to '1', set the EM_EN, M1 and M2 controls to the desired Active mode (Table 9-1), and configure one of the following:

- disable PWR_EN and supply $\mathsf{V}_\mathsf{S},$

OR

• enable PWR_EN and don't supply V_S. When a portable device is attached and an Attach Detection event occurs, the host must respond to transition to the Active state.

Depending on the control settings in the Detect state, this could entail:

enabling PWR_EN

OR

• supplying V_S above the threshold.

Note: If S0 is '1', PWR_EN is enabled and V_S is not present, the A_DET# pin will cycle if the current draw exceeds the current capacity of the bypass switch.

5.1.3.3 State Change from Detect to Active

When conditions cause the UCS81003 to transition from the Detect state to the Active state, the following occurs:

- The Attach Detection feature will be disabled; the Removal Detection feature remains enabled, unless S0 is changed to '0'.
- 2. The bypass switch will be turned off.
- 3. The discharge switch will be turned on briefly for t_{DISCHARGE}.
- 4. The port power switch will be turned on.

5.1.4 ACTIVE STATE OPERATION

Every time that the UCS81003 enters the Active state and the port power switch is closed, it will enter the mode as instructed by the host controller (see **Section 9.0 "Active State**"). The UCS81003 cannot be in the Active state (and therefore, the port power switch cannot be turned on) if any of the following conditions exist:

- $V_S < V_{S_UVLO}$
- PWR_EN is disabled
- M1, M2 and EM_EN are all set to '0'
- S0 is set to '1' and an Attach Detection event has not occurred

5.1.5 ERROR STATE OPERATION

The UCS81003 will enter the Error state from the Active state when any of the following events are detected:

- The maximum allowable internal die temperature (T_{TSD}) has been exceeded (see Section 7.2.1.2 "Thermal Shutdown").
- An overcurrent condition has been detected (see Section 7.1.1 "Current Limit Setting").
- An undervoltage condition on V_{BUS} has been detected (see Section 5.2.5 "Undervoltage Lockout on VS").
- A back-drive condition has been detected (see Section 5.2.3 "Back-voltage Detection").
- A discharge error has been detected (see Section 7.3 "VBUS Discharge").
- An overvoltage condition on the V_S pins.

The UCS81003 will enter the Error state from the Detect state when a back-drive condition has been detected or when the maximum allowable internal die temperature has been exceeded.

The UCS81003 will enter the Error state from the Sleep state when a back-drive condition has been detected. When the UCS81003 enters the Error state, the port power switch, V_{BUS} bypass switch and the high-speed switch are turned off, and the ALERT# pin is asserted (by default). They will remain off while in this power state. The UCS81003 will leave this state as determined by the fault handling selection (see Section 7.5 "Fault Handling Mechanism").

When using the Latch fault handler and the user has re-activated the device by clearing the ERR bit (see Section 10.3 "Status Registers"), or toggling the PWR_EN control, the UCS81003 will check that all of the error conditions have been removed. If using Auto-Recovery fault handler, after the t_{CYCLE} time period, the UCS81003 will check that all of the error conditions have been removed.

If all of the error conditions have been removed, the UCS81003 will return to the Active state or Detect state, as applicable. Returning to the Active state will cause the UCS81003 to restart the selected mode (see Section 9.2 "Active Mode Selection").

If the device is in the Error state and a Removal Detection event occurs, it will check the error conditions and then return to the power state defined by the PWR_EN, M1, M2, EM_EN and S0 controls.

5.2 Supply Voltages

5.2.1 V_{DD} SUPPLY VOLTAGE

The UCS81003 requires 4.5V to 5.5V present on the V_{DD} pin for core device functionality. Core device functionality consists of maintaining register states, wake-up upon SMBus/I²C query and Attach Detection.

5.2.2 V_S SOURCE VOLTAGE

 V_S can be a separate supply and can be greater than V_{DD} to accommodate high-current applications in which current path resistances result in unacceptable voltage drops that may prevent optimal charging of some portable devices.

5.2.3 BACK-VOLTAGE DETECTION

Whenever the following conditions are true, the port power switch will be disabled, the V_{BUS} bypass switch will be disabled, the high-speed data switch will be disabled, and a back-voltage event will be flagged. This will cause the UCS81003 to enter the Error power state (see Section 5.1.5 "Error State Operation").

- The V_{BUS} voltage exceeds the V_S voltage by V_{BV_TH} and the port power switch is closed. The port power switch will be opened immediately. If the condition lasts for longer than t_{MASK}, then the UCS81003 will enter the Error state. Otherwise, the port power switch will be turned on as soon as the condition is removed.
- The V_{BUS} voltage exceeds the V_{DD} voltage by V_{BV_TH} and the V_{BUS} bypass switch is closed. The bypass switch will be opened immediately. If the condition lasts for longer than t_{MASK}, then the UCS81003 will enter the Error state. Otherwise, the bypass switch will be turned on as soon as the condition is removed.

5.2.4 BACK-DRIVE CURRENT PROTECTION

If a self-powered portable device is attached, it may drive the V_{BUS} port to its power supply voltage level; however, the UCS81003 is designed such that leakage current from the V_{BUS} pins to the V_{DD} or V_S pins shall not exceed I_{BD_1} (if the V_{DD} voltage is zero) or I_{BD_2} (if the V_{DD} voltage exceeds V_{DD TH}).

5.2.5 UNDERVOLTAGE LOCKOUT ON V_S

The UCS81003 requires a minimum voltage (V_{S_UVLO}) be present on the V_S pin for Active power state.

5.2.6 OVERVOLTAGE DETECTION AND LOCKOUT ON V_S

The UCS81003 port power switch will be disabled if the voltage on the V_S pin exceeds a voltage (V_{S_OV}) for longer than the specified time (t_{MASK}). This will cause the device to enter the Error state.

5.3 Discrete Input Pins

Note:	If it is necessary to connect any of the
	control pins except the COMM_SEL/ILIM
	or SEL pins via a resistor to V _{DD} or GND,
	the resistor value should not exceed
	100 k\Omega in order to meet the V _{IH} and V _{IL}
	specifications.

5.3.1 COMM_SEL/ILIM INPUT

The COMM_SEL/I_{LIM} input determines the initial I_{LIM} settings and the communications mode, as shown in Table 11-1.

5.3.2 SEL INPUT

The SEL pin selects the polarity of the PWR_EN control. In addition, if the UCS81003 is not configured to operate in Stand-Alone mode, the SEL pin determines the SMBus address. See Table 11-2. The SEL pin state is latched upon device power-up and further changes will have no effect.

5.3.3 M1, M2 AND EM_EN INPUTS

The M1, M2 and EM_EN input controls determine the Active mode and affect the power state (see Table 5-2 and Table 9-1). When these controls are all set to '0' and PWR_EN is enabled, the UCS81003 Attach and Removal Detection feature is disabled. In SMBus mode, the M1, M2 and EM_EN pin states will be ignored by the UCS81003 if the PIN_IGN configuration bit is set (see Section 10.4.3 "Switch Configuration Register"); otherwise, the M1_SET, M2_SET and EM_EN_SET configuration bits (see Section 10.4.3 "Switch Configuration Register") are checked along with the pins.

5.3.4 PWR_EN INPUT

The PWR_EN control enables the port power switch to be turned on if conditions are met and affects the power state (see Table 5-2). The port power switch cannot be closed if PWR_EN is disabled. However, if PWR_EN is enabled, the port power switch is not necessarily closed (see Section 5.1.4 "Active State Operation"). Polarity is controlled by the SEL pin. In SMBus mode, the PWR_EN pin state will be ignored by the UCS81003 if the PIN_IGN configuration bit is set (see Section 10.4.3 "Switch Configuration Register"); otherwise, the PWR_ENS configuration bit (see Section 10.4.3 "Switch Configuration Register") is checked along with the pin.

5.3.5 LATCH INPUT

The Latch input control determines the behavior of the fault handling mechanism (see Section 7.5 "Fault Handling Mechanism").

When the UCS81003 is configured to operate in Stand-Alone mode (see Section 11.3 "Stand-Alone Operating Mode"), the LATCH control is available exclusively via the LATCH pin (see Table 11-10). When the UCS81003 is configured to operate in SMBus mode, the LATCH control is available exclusively via the LATCHS configuration bit (see Section 10.4.3 "Switch Configuration Register").

5.3.6 S0 INPUT

The S0 control enables the Attach and Removal Detection feature and affects the power state (see Table 5-2). When S0 is set to '1', an Attach Detection event must occur before the port power switch can be turned on (this statement requires PWR_EN_BEH OTP bit is set to '1'). When S0 is set to '0', the Attach and Removal Detection feature is not enabled.

When the device is configured to operate in SMBus mode (see Section 11.3 "Stand-Alone Operating Mode"), the S0 control is available exclusively via the S0_SET configuration bit (see Section 10.4.3 "Switch Configuration Register"). Otherwise, the S0 control is available exclusively via the S0 pin since the SMBus protocol will be disabled.

5.4 Discrete Output Pins

5.4.1 ALERT# AND A_DET# OUTPUT PINS

The ALERT# pin is an active low open-drain interrupt to the host controller. The ALERT# pin is asserted (by default - see ALERT_MASK in Section 10.4.1 "General Configuration Register") when an error occurs (see Register 10-3). The ALERT# pin can also be asserted when the LOW_CUR (portable device is pulling less current and may be finished charging) or TREG (thermal regulation temperature exceeded) bits are set and linked. As well, when charge rationing is enabled, the ALERT# pin is asserted by default when the current rationing threshold is reached (as determined by RATION_BEH<1:0> - see Table 7-1). The ALERT# pin is released when all error conditions that may assert the ALERT# pin (such as an error condition, charge rationing, and TREG and LOW_CHG if linked) have been removed or reset as necessary.

The A_DET# pin provides an active-low open-drain output indication that a valid Attach Detection event has occurred. It will remain asserted until the UCS81003 is placed into the Sleep state or a Removal Detection event occurs. For wake on USB, the A_DET# pin assertion can be utilized by the system. If the S0 control is '0' and the UCS81003 is in the Active state, the A_DET# pin will be asserted regardless if a portable device is attached or not. If S0 is '1', PWR_EN is enabled and V_S is not present, the A_DET# pin will cycle if the current draw exceeds the current capacity of the bypass switch.

5.4.2 INTERRUPT BLANKING

The ALERT# and A_DET# pins will not be asserted for a specified time (up to t_{BLANK}) after power-up. Additionally, an error condition (except for the thermal shutdown) must be present for longer than a specified time (t_{MASK}) before the ALERT# pin is asserted.

6.0 USB HIGH-SPEED DATA SWITCH

The UCS81003 contains a series USB 2.0-compliant high-speed switch between the D_{PIN} and D_{MIN} pins and between the D_{POUT} and D_{MOUT} pins. This switch is designed for high-speed, low-latency functionality to allow USB 2.0 full-speed and high-speed communications with minimal interference.

Nominally, the switch is closed in the Active state, allowing uninterrupted USB communications between the upstream host and the portable device. The switch is opened when:

- The UCS81003 is actively emulating using any of the charger emulation profiles except CDP (by default - see Section 10.4.5 "High-Speed Switch Configuration Register")
- The UCS81003 is operating as a dedicated charger unless the HSW_DCE configuration bit is set (see Section 10.4.5 "High-Speed Switch Configuration Register")
- The UCS81003 is in the Detect state (by default) or in the Sleep state

Note: If the V_{DD} voltage is less than V_{DD_TH}, the high-speed data switch will be disabled and opened.

6.1 USB-IF High-Speed Compliance

The USB data switch will not significantly degrade the signal integrity through the device D_P/D_M pins with USB high-speed communications.

7.0 USB PORT POWER SWITCH

To assure compliance to various charging specifications, the UCS81003 contains a USB port power switch that supports two current-limiting modes: Trip and Constant Current (variable slope). The current limit (I_{LIM}) is pin selectable (and may be updated via the register set). The switch also includes soft start circuitry and a separate short-circuit current limit.

The port power switch is on in the Active state (except when V_{BUS} is discharging).

7.1 Current Limiting

7.1.1 CURRENT LIMIT SETTING

The UCS81003 hardware set current limit (I_{LIM}), can be one of eight values (see Table 11-1). This resistor value is read once upon UCS81003 power-up. The current limit can be changed via the SMBus/ I^2C after powerup; however, the programmed current limit cannot exceed the hardware set current limit.

At power-up, the communication mode (Stand-Alone or SMBus/I²C) and hardware current limit (I_{LIM}) are determined via the pull-down resistor (or pull-up resistor, if connected to V_{DD}) on the COMM_SEL/I_{LIM} pin, as shown in Table 11-1.

7.1.2 SHORT CIRCUIT OUTPUT CURRENT LIMITING

Short circuit current limiting occurs when the output current is above the selectable current limit (I_{LIMx}). This event will be detected and the current will immediately be limited (within t_{SHORT_LIM} time). If the condition remains, the port power switch will flag an Error condition and enter the Error state (see Section 5.1.5 "Error State Operation").

7.1.3 SOFT START

When the PWR_EN control changes states to enable the port power switch, or an Attach Detection event occurs in the Detect power state and the PWR_EN control is already enabled, the UCS81003 invokes a soft start routine for the duration of the V_{BUS} rise time (t_{R_BUS}). This soft start routine will limit current flow from V_S into V_{BUS} while it is active. This circuitry will prevent current spikes due to a step in the portable device current draw.

In the case when a portable device is attached while the PWR_EN pin is already enabled, if the bus current exceeds I_{LIM} , the UCS81003 current limiter will respond within a specified time (t_{SHORT_LIM}) and will operate normally at this point. The C_{BUS} capacitor will deliver the extra current, if any, as required by the load change.

7.1.4 CURRENT-LIMITING MODES

The UCS81003 current limiting has two modes: Trip and Constant Current (variable slope). Either mode functions at all times when the port power switch is closed. The current limiting mode used depends on the Active state mode (see Section 9.9 "Current Limit Mode Associations"). When operating in the Detect power state (see Section 5.1.3 "Detect State Operation"), the current capacity at V_{BUS} is limited to I_{BUS_BYP} as described in Section 8.2 "VBUS Bypass Switch".

7.1.4.1 Trip Mode

When using Trip Current Limiting, the UCS81003 USB port power switch functions as a low-resistance switch and rapidly turns off if the current limit is exceeded. While operating using Trip Current Limiting, the V_{BUS} output voltage will be held relatively constant (equal to the V_S voltage minus the R_{ON} x I_{BUS} current) for all current values up to the I_{LIM}.

If the current drawn by a portable device exceeds ${\rm I}_{\rm LIM},$ the following occurs:

- 1. The port power switch will be turned off (Trip action).
- 2. The UCS81003 will enter the Error state and assert the ALERT# pin.
- 3. The fault handling circuitry will then determine subsequent actions.

Trip Current Limiting is used by default when the UCS81003 is in Data Pass-Through and Dedicated Charger Emulation Cycle (except when the BC1.2 DCP charger emulation profile is accepted), and when there's no handshake. This method is also used when charger emulation is active.

Note:	To avoid cycling in Trip mode, set I _{LIM} higher than the highest expected portable device current draw.
7.1.4.2	Constant Current Limiting

(Variable Slope) Constant Current Limiting is used when a portable device handshakes using the BC1.2 DCP charger emulation profile and the current drawn is greater than I_{LIM} (and $I_{LIM} < 1.68A$). It is also used in BC1.2 CDP mode and during the DCE Cycle when a charger emu-

lation profile is being applied and the emulation timeout

is active.

In CC mode, the port power switch allows the attached portable device to reduce V_{BUS} output voltage to less than the input V_S voltage while maintaining current delivery. The V/I slope depends on the user set I_{LIM} value. This slope is held constant for a given I_{IIM} value.

7.2 Thermal Management and Voltage Protection

7.2.1 THERMAL MANAGEMENT

The UCS81003 utilizes two-stage internal thermal management. The first is named Dynamic Thermal Management and the second is a Fixed Thermal Shutdown.

7.2.1.1 Dynamic Thermal Management

For the first stage (active in both current limiting modes), referred to as Dynamic Thermal Management, the UCS81003 automatically adjusts port power switch limits and modes to lower power dissipation when the thermal regulation temperature value is approached, as described below.

If the internal temperature exceeds the T_{REG} value, the port power switch is opened, the current limit (I_{LIM}) will be lowered by one step and a timer is started (t_{DC_TEMP}). When this timer expires, the port power switch is closed and the internal temperature will be checked again. If it remains above the T_{REG} threshold, the UCS81003 will repeat this cycle (open port power switch and reduce the I_{LIM} setting by one step) until I_{LIM} reaches its minimum value.

- Note 1: If the temperature exceeds the T_{REG} threshold while operating in the DCE Cycle mode after a charger emulation profile has been accepted, the profile will be removed. The UCS81003 will not restart the DCE Cycle until one of the control inputs changes states to restart emulation.
 - 2: The UCS81003 will not actively discharge V_{BUS} as a result of the temperature exceeding T_{REG} ; however, any load current provided by a portable device or other load will cause V_{BUS} to be discharged when the port power switch is opened, possibly resulting in an attached portable device resetting.

If the UCS81003 is operating using Constant Current Limiting (variable slope) and the I_{LIM} setting has been reduced to its minimum set point and the temperature is still above T_{REG} , the UCS81003 will switch to operating using Trip Current Limiting. This will be done by reducing the I_{BUS_R2MIN} setting to 120 mA and restoring the I_{LIM} setting to the value immediately below the programmed setting (e.g., if the programmed I_{LIM} is 2.05A, the value will be set to 1.68A). If the temperature continues to remain above T_{REG}, the UCS81003 will continue this cycle (open the port power switch and reduce the I_{LIM} setting by one step).

If the UCS81003 internal temperature drops below $T_{REG} - T_{REG_HYST}$, the UCS81003 will take action based on the following:

- 1. If the Current Limit mode changed from CC mode to Trip mode, then a timer is started. When this timer expires, the UCS81003 will reset the port power switch operation to its original configuration, allowing it to operate using Constant Current Limiting (variable slope).
- 2. If the Current Limit mode did not change from CC mode to Trip mode, or was already operating in Trip mode, the UCS81003 will reset the port power switch operation to its original configuration.

If the UCS81003 is operating using Trip Current Limiting and the I_{LIM} setting has been reduced to its minimum set point and the temperature is above T_{REG} , the port power switch will be closed and the current limit will be held at its minimum setting until the temperature drops below $T_{REG} - T_{REG}$ HYST.

7.2.1.2 Thermal Shutdown

The second-stage thermal management consists of a hardware implemented thermal shutdown corresponding to the maximum allowable internal die temperature (T_{TSD}). If the internal temperature exceeds this value, the port power switch will immediately be turned off until the temperature is below $T_{TSD} - T_{TSD_HYST}$.

7.3 V_{BUS} Discharge

The UCS81003 will discharge V_{BUS} through an internal 100Ω resistor when at least one of the following conditions occurs:

- The PWR_EN control is disabled (triggered on the inactive edge of the PWR_EN control).
- A portable device Removal Detection event is flagged.
- The V_S voltage drops below a specified threshold (V_{S_UVLO}) that causes the port power switch to be disabled.
- When commanded into the Sleep power state via the EM_EN, M1 and M2 controls.
- Before each charger emulation profile is applied.
- Upon recovery from the Error state.
- When commanded via the SMBus (see Section 10.4 "Configuration Registers") in the Active state.
- Any time that the port power switch is activated after the V_{BUS} bypass switch has been on (i.e., whenever V_{BUS} voltage transitions from being driven from V_{DD} to being driven from V_S, such as going from Detect to Active power state).
- Any time that the V_{BUS} bypass switch is activated after the port power switch has been on (i.e., going from Active to Detect power state).

When the V_{BUS} discharge circuitry is activated, at the end of the t_{DISCHARGE} time, the UCS81003 will confirm that V_{BUS} was discharged. If the V_{BUS} voltage is not below the V_{TEST} level, a discharge error will be flagged (by setting the DISCH_ERR status bit) and the UCS81003 will enter the Error state.

7.4 Battery Full

Delivery of bus current to a portable device can be rationed by the UCS81003. When this functionality is enabled, the host system must provide the UCS81003 with an accumulated charge maximum limit (in mAh). The charge rationing functionality works only in the Active power state. It continuously monitors the current

TABLE 7-1:CHARGE RATIONING BEHAVIOR

delivered as well as the time elapsed since the mode was activated (or since the data was updated). This information is compiled to generate a charge-rationing number that is checked against the host limit.

Once the programmed current-rationing limit has been reached, the UCS81003 will take action as determined by the RATION_BEH bits, as described in Table 7-1. Note that this does not cause the device to enter the Error state.

Once the charge rationing circuitry has reached the programmed threshold, the UCS81003 will maintain the desired behavior until charge rationing is reset. Once charge rationing has been reset or disabled, the UCS81003 will recover as shown in Table 7-2.

RATION	BEH<1:0>	Behavior	Actions taken	Notes
1	0			NOLES
0	0	Report	ALERT# pin asserted.	
0	1	Report and Disconnect (default)	 ALERT# pin asserted. Charger emulation profile removed. Port power switch disconnected. 	The HSW will not be affected. All bus monitoring is still active. Changing the M1, M2, EM_EN, S0 and PWR_EN controls will cause the device to change power states as defined by the pin combinations; however, the port power switch will remain off until the rationing circuitry is reset. Furthermore, the bypass switch will not be turned on if enabled via the S0 control.
1	0	Disconnect and Go to Sleep	 Port power switch disconnected. Charger emulation profile removed. Device will enter the Sleep state. 	The HSW will be disabled. All VBUS and VS monitoring will be stopped. Changing the M1, M2, EM_EN, S0, and PWR_EN controls will have no effect on the power state until the rationing circuitry is reset.
1	1	Ignore	Take no further action.	

TABLE 7-2: CHARGE RATIONING RESET BEHAVIOR

Behavior	Reset Actions		
Report	Reset the Total Accumulated Charge registers.		
	Clear the RATION status bit.		
	Release the ALERT# pin.		
Report and Disconnect	Reset the Total Accumulated Charge registers.		
	Clear the RATION status bit.		
	Release the ALERT# pin.		
	Check the M1, M2, EM_EN, S0 and PWR_EN controls and enter the indicated power state if the controls changed (Note 1).		

Note 1: Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions have changed, then charger emulation will be restarted (provided emulation is enabled via the pin states). If the pin conditions have not changed, the UCS81003 returns to the previous power state as if the rationing threshold had not been reached (e.g., it will not discharge V_{BUS} or restart emulation).

	U 117				
Behavior	Reset Actions				
Disconnect	1.	Reset the Total Accumulated Charge registers.			
and Go to Sleep	2.	Clear the RATION status bit.			
	3.	Check the M1, M2, EM_EN, S0 and PWR_EN controls and enter the indicated power state if the controls changed (Note 1).			
Ignore	1.	Reset the Total Accumulated Charge registers.			
	2.	Clear the RATION status bit.			

TABLE 7-2: CHARGE RATIONING RESET BEHAVIOR (CONTINUED)

Note 1: Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions have changed, then charger emulation will be restarted (provided emulation is enabled via the pin states). If the pin conditions have not changed, the UCS81003 returns to the previous power state as if the rationing threshold had not been reached (e.g., it will not discharge V_{BUS} or restart emulation).

7.4.1 CHARGE RATIONING INTERACTIONS

When charge rationing is active, regardless of the specified behavior, the UCS81003 will function normally until the charge rationing threshold is reached. Note that charge rationing is only active when the UCS81003 is in the Active state, and it does not automatically reset when a Removal or Attach Detection event occurs. Charger emulation will start over if a Removal Detection event and Attach Detection event occur while charge rationing is active and the charge rationing threshold has not been reached. This allows charging of sequential portable devices while charge is being rationed, which means that the accumulated power given to several portable devices will still be held to the stated rationing limit.

Changing the charge rationing behavior will have no effect on the charge rationing data registers. If the behavior is changed prior to reaching the charge rationing threshold, this change will occur and be transparent to the user. When the charge rationing threshold is reached, the UCS81003 will take action, as shown in Table 7-1. If the behavior is changed after the charge rationing threshold has been reached, the UCS81003 will immediately adopt the newly programmed behavior, clearing the ALERT# pin and restoring switch operation respectively (see Table 7-3).

Previous Behavior	New Behavior	Actions taken
Ignore	Report	Assert ALERT# pin.
	Report	1. Assert ALERT# pin.
	and	2. Remove charger emulation profile.
	Disconnect	3. Open port power switch. See the Report and Disconnect (default) in Table 7-1.
	Disconnect	1. Remove charger emulation profile.
	and	2. Open port power switch.
	Go to Sleep	3. Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-1.

TABLE 7-3:	EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

Note 1: Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions have changed, then charger emulation will be restarted (provided emulation is enabled via the pin states). If the pin conditions have not changed, the UCS81003 returns to the previous power state as if the rationing threshold had not been reached (e.g., it will not discharge V_{BUS} or restart emulation).

Previous Behavior	New Behavior	Actions taken			
Report	Ignore	Release ALERT# pin.			
	Report and Disconnect	Open port power switch. See the Report and Disconnect (default) entry in Table 7-1.			
	Disconnect	1. Release the ALERT# pin.			
	and	2. Remove charger emulation profile.			
	Go to Sleep	3. Open the port power switch.			
		4. Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-1.			
Report and	Ignore	1. Release the ALERT# pin.			
Disconnect		 Check the M1, M2, EM_EN, S0 and PWR_EN controls and enter the indicated power state if the controls changed (see Note 1). 			
	Report	heck the M1, M2, EM_EN, S0, and PWR_EN controls and enter the indicated over state if the controls changed (see Note 1).			
	Disconnect	1. Release the ALERT# pin.			
	and Go to Sleep	2. Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-1.			
Disconnect and Go to	Ignore	Check the M1, M2, EM_EN, S0, and PWR_EN controls and enter the indicated power state if the controls changed (see Note 1).			
Sleep	Report	1. Assert the ALERT# pin.			
		 Check the M1, M2, EM_EN, S0 and PWR_EN controls and enter the indicated power state if the controls changed (see Note 1). 			
	Report	1. Assert the ALERT# pin.			
	and Disconnect	 Check the M1, M2, EM_EN, S0 and PWR_EN controls to determine the power state, then enter that state except that the port power switch and bypass switch will not be closed (see Note 1). 			

TABLE 7-3: EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

Note 1: Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions have changed, then charger emulation will be restarted (provided emulation is enabled via the pin states). If the pin conditions have not changed, the UCS81003 returns to the previous power state as if the rationing threshold had not been reached (e.g., it will not discharge V_{BUS} or restart emulation).

If the RTN_EN control is set to '0' prior to reaching the charge rationing threshold, rationing will be disabled and the Total Accumulated Charge registers will be cleared. If the RTN_EN control is set to '0' after the charge rationing threshold has been reached, the following will be done:

- 1. RATION status bit will be cleared.
- The ALERT# pin will be released if asserted by the rationing circuitry and no other conditions are present.
- 3. The M1, M2, EM_EN, S0 and PWR_EN controls are checked to determine the power state. See Note 1 in Table 7-3.

Note: If the rationing behavior was set to "Report and Disconnect" when the charge rationing threshold was reached, and then the RTN_EN bit is cleared, the portable device may start charging sub-optimally because the charger emulation profile has been removed. Toggle the PWR_EN control to restart charger emulation.

Setting the RTN_RST control to '1' will automatically reset the Total Accumulated Charge registers to 00_00h. If this is done prior to reaching the charge rationing threshold, the data will continue to be accumulated restarting from 00_00h. If this is done after the charge rationing threshold is reached, the UCS81003 will take action, as shown in Table 7-2.

7.5 Fault Handling Mechanism

The UCS81003 has two modes for handling faults:

- Latch (latch-upon-fault)
- Auto-Recovery (automatically attempt to restore the Active power state after a fault occurs).

If the SMBus is actively utilized, Auto-Recovery Fault Handling is the default error handler as determined by the LATCHS bit (see **Section 10.4.3 "Switch Configuration Register**"). Otherwise, the fault handling mechanism used depends on the state of the LATCH pin. Faults include overcurrent, overvoltage (on V_S), undervoltage (on V_{BUS}), back-voltage (V_{BUS} to V_S, or V_{BUS} to V_{DD}), discharge error and maximum allowable internal die temperature (T_{TSD}) exceeded (see **Section 5.1.5 "Error State Operation**").

7.5.1 AUTO-RECOVERY FAULT HANDLING

When the LATCH control is low, Auto-Recovery Fault Handling is used. When an error condition is detected, the UCS81003 will immediately enter the Error state and assert the ALERT# pin (see Section 5.1.5 "Error State Operation"). Independently from the host controller, the UCS81003 will wait a preset time (t_{CYCLE}), check error conditions (t_{TST}) and restore Active operation if the error condition(s) no longer exist. If all other conditions that may cause the ALERT# pin to be asserted have been removed, the ALERT# pin will be released.




FIGURE 7-1: Error Recovery Timing (Short Circuit Example).

7.5.2 LATCHED FAULT HANDLING

When the LATCH control is high, Latch Fault Handling is used. When an error condition is detected, the UCS81003 will enter the Error power state and assert the ALERT# pin. Upon command from the host controller (by toggling the PWR_EN control from enabled to disabled or by clearing the ERR bit via SMBus), the UCS81003 will check error conditions once and restore Active operation if error conditions no longer exist. If an error condition still exists, the host controller is required to issue the command again to check error conditions.

8.0 DETECT STATE

8.1 Device Attach/Removal Detection

The UCS81003 can detect the attachment and removal of a portable device on the USB port. Attach and Removal Detection does not perform any charger emulation or qualification of the device. The high-speed switch is "off" (by default) during the Detect power state.

8.2 V_{BUS} Bypass Switch

The UCS81003 contains circuitry to provide V_{BUS} current as shown in Figure 8-1. In the Detect state, V_{DD} is the voltage source; in the Active state, V_S is the voltage source. The bypass switch and the port power switch are never both on at the same time.

While the V_{BUS} bypass switch is active, the current available to a portable device will be limited to $I_{BUS BYP}$, and the Attach Detection feature is active.




FIGURE 8-1: Detect State V_{BUS} Biasing.

8.3 Attach Detection

The primary Attach Detection feature is only active in the Detect power state. When active, this feature constantly monitors the current load on the V_{BUS} pin. If the current drawn by a portable device is greater than I_{DET_QUAL} for longer than t_{DET_QUAL}, an Attach Detection event occurs. This will cause the A_DET# pin to assert low and the ADET_PIN and ATT status bits to be set.

Until the port power switch is enabled, the current available to a portable device will be limited to that used to detect device attachment (I_{DET_QUAL}). Once an Attach Detection event occurs, the UCS81003 will wait for the PWR_EN control to be enabled (if not already). When PWR_EN is enabled and V_S is above the threshold, the UCS81003 will activate the USB port power switch and operate in the selected Active mode (see Section 9.0 "Active State").

8.4 Removal Detection

The Removal Detection feature will be active in the Active and Detect power states if S0 = '1'. This feature monitors the current load on the V_{BUS} pin. If this load drops to less than $I_{REM_QUAL_DET}$ for longer than t_{REM_QUAL} , a Removal Detection event is flagged. When this event occurs, the following will be performed:

- 1. Disable the port power switch and the bypass switch.
- 2. De-assert the A_DET# pin and set the REM status register bit.
- 3. Enable an internal discharging device that will discharge the V_{BUS} line within t_{DISCHARGE}.
- Once the V_{BUS} pin has been discharged, the device will return to the Detect state regardless of the PWR_EN control state.

9.0 ACTIVE STATE

9.1 Active State Overview

The UCS81003 has the following modes of operation in the Active state: Data Pass-Through, BC1.2 DCP, BC1.2 SDP, BC1.2 CDP and Dedicated Charger Emulation Cycle. The current limiting mode depends on the Active mode behavior (see Table 9-2).

9.2 Active Mode Selection

The Active mode selection is controlled by three controls: EM_EN, M1 and M2, as shown in Table 9-1.

TABL	.E 9-1:	ACT	IVE MO	ODE SE	

M1	M2	EM_EN	Active mode
0	0	1	Dedicated Charger Emulation Cycle
0	1	0	Data Pass-Through
0	1	1	BC1.2 DCP
1	0	0	BC1.2 SDP - Note 1
1	0	1	Dedicated Charger Emulation Cycle
1	1	0	Data Pass-Through
1	1	1	BC1.2 CDP

Note 1: BC1.2 SDP behaves the same as the Data Pass-Through mode with the exception that it is preceded by a V_{BUS} discharge when the mode is entered per the BC1.2 specification.

9.3 BC1.2 Detection Renegotiation

The BC1.2 specification allows a charger to act as an SDP, CDP or DCP and to change between these roles. To force an attached portable device to repeat the charging detection procedure, V_{BUS} must be cycled. In compliance with this specification, the UCS81003 automatically cycles V_{BUS} when switching between the BC1.2 SDP, BC1.2 DCP and BC1.2 CDP modes.

9.4 Data Pass-Through (No Charger Emulation)

When commanded to Data Pass-Through mode, UCS81003 will close its USB high-speed data switch to allow USB communications between a portable device and host controller and will operate using Trip Current Limiting. No charger emulation profiles are applied in this mode. Data Pass-Through mode will persist until commanded otherwise by the M1, M2 and EM_EN controls.

- **Note 1:** If it is desired that the Data Pass-Through mode operates as a traditional/standard port power switch, the S0 control should be set to '0' to allow the port power switch to be closed without requiring an Attach Detection event. When entering this mode, there is no automatic V_{BUS} discharge.
 - 2: When the M1, M2 and EM_EN controls are set to '0', '1', '0' or to '1', '1', '0' respectively, Data Pass-Through mode will persist if the PWR_EN control is disabled; however, the UCS81003 will draw more current. To leave the Data Pass-Through mode, the PWR_EN control must be enabled before the M1, M2 and EM_EN controls are changed to the desired mode.

9.5 BC1.2 SDP (No Charger Emulation)

When commanded to BC1.2 SDP mode, UCS81003 will discharge V_{BUS} , close its USB high-speed data switch to allow USB communications between a portable device and host controller, and will operate using Trip Current Limiting. No charger emulation profiles are applied in this mode. BC1.2 SDP mode will persist until commanded otherwise by the M1, M2, EM_EN and PWR_EN controls.

9.6 BC1.2 CDP

When BC1.2 CDP is selected as the Active mode, UCS81003 will discharge V_{BUS} , close its USB high-speed data switch (by default), and apply the BC1.2 CDP charger emulation profile which performs handshaking per the specification. The combination of the UCS81003 CDP handshake along with a standard USB host comprises a charging downstream port. In BC1.2 CDP mode, there is no emulation timeout.

If the handshake is successful, the UCS81003 will operate using Constant Current Limiting (variable slope). If the handshake is not successful, the UCS81003 will leave the applied CDP profile in place, leave the high-speed switch closed, enable Constant Current Limiting, and persist in this condition until commanded otherwise by the M1, M2, EM_EN and PWR_EN controls.

Note: If it is desired that the BC1.2 SDP mode operates as a traditional/standard port power switch, the S0 control should be set to '0' to allow the port power switch to be closed without requiring an Attach Detection event.

The UCS81003 will respond per the BC1.2 specification to the portable device initiated charger renegotiation requests.

- Note 1: BC1.2 compliance testing may require the S0 control to be set to '0' (Attach and Removal Detection feature disabled) while testing is in progress.
 - 2: When the UCS81003 is in BC1.2 CDP mode and the Attach and Removal Detection feature is enabled, if a power thief (such as a USB light or fan) attaches but does not assert D_P pin, a Removal event will not occur when the portable device is removed. However, if a standard USB device is subsequently attached, Removal Detection will again be fully functional. As well, if PWR_EN is cycled or M1, M2 and/or EM_EN change state, a Removal event will occur and Attach Detection will be reactivated.

9.6.1 BC1.2 CDP CHARGER EMULATION PROFILE

The BC1.2 CDP charger emulation profile acts in a reactionary manner based on stimulus from the portable device as described below and shown in Figure 2-1.

Note:	All CDP handshaking is performed with
	the high-speed switch closed.

- 1. V_{BUS} voltage is applied.
- Primary Detection When the portable device drives a voltage between 0.4V and 0.8V onto the D_{POUT} pin, the UCS81003 will drive 0.6V onto the D_{MOUT} pin within 20 ms.
- 3. When the portable device drives the D_{POUT} pin back to '0', the UCS81003 will then drive the D_{MOUT} pin back to '0' within 20 ms.
- Optional Secondary Detection If the portable device then drives a voltage of 0.6V (nominal) onto the D_{MOUT} pin, the UCS81003 will take no other action. This will cause the portable device to observe a '0' on the D_{POUT} pin and know that it is connected to a CDP.

9.7 BC1.2 DCP

When BC1.2 DCP is selected as the Active mode, UCS81003 will discharge V_{BUS} and apply the BC1.2 DCP charger emulation profile per the specification. In BC1.2 DCP mode, the emulation timeout and requirement for portable device current draw are automatically disabled. When the BC1.2 DCP charger emulation profile is applied within the Dedicated Charger Emulation Cycle (see Section 9.11.3 "Legacy 3 Charger Emulation Profile"), the timeout and current draw requirement are enabled. If the portable device is charging after the DCP charger emulation profile is applied, the UCS81003 will leave in place the resistive short, leave the high-speed switch open and enable Constant Current Limiting (variable slope).

Note:	BC1.2 compliance testing may require the						
	S0 control to be set to '0' (Attach and						
	Removal Detection feature disabled)						
	while testing is in progress.						

9.7.1 BC1.2 DCP CHARGER EMULATION PROFILE

The BC1.2 DCP charger emulation profile is described as follows:

- 1. V_{BUS} voltage is applied. A resistor (R_{DCP_RES}) is connected between the D_{POUT} and D_{MOUT} pins.
- 2. Primary Detection If the portable device drives 0.6V (nominal) onto the D_{POUT} pin, the UCS81003 will take no other action than to leave the resistor connected between D_{POUT} and D_{MOUT} . This will cause the portable device to see 0.6V (nominal) on the D_{MOUT} pin and know that it is connected to a DCP.
- 3. Optional Secondary Detection If the portable device drives 0.6V (nominal) onto the D_{MOUT} pin, the UCS81003 will take no other action than to leave the resistor connected between D_{POUT} and D_{MOUT} . This will cause the portable device to see 0.6V (nominal) on the D_{POUT} pin and know that it is connected to a DCP.

9.8 Dedicated Charger

When commanded to Dedicated Charger Emulation cycle mode, the UCS81003 enables an attached portable device to enter its charging mode by applying specific charger emulation profiles in a predefined sequence. Using these profiles, the UCS81003 is capable of generating and recognizing several signal levels on the D_{POUT} and D_{MOUT} pins. The preloaded charger emulation profiles include ones compatible with YD/T-1591 (2009), 12W charging, Samsung and many RIM portable devices. Other levels, sequences and protocols are configurable via the SMBus/l²C.

When a charger emulation profile is applied, a programmable timer for the emulation profile is started. When emulation timeout occurs, the UCS81003 checks the I_{BUS} current against a programmable threshold. If the current is above the threshold, the charger emulation profile is accepted and the associated current limiting mode is applied. No active USB data communication is possible when charging in this mode (by default - see Section 10.4.5 "High-Speed Switch Configuration Register").

9.8.1 EMULATION RESET

Prior to applying any of the charger emulation profiles, the UCS81003 will perform an emulation reset. This means that the UCS81003 resets the V_{BUS} line by disconnecting the port power switch and connecting V_{BUS} to ground via an internal 100 Ω resistor for t_{DISCHARGE} time. The port power switch will be held open for a time equal to t_{EM_RESET} at which point the port power switch will be closed and the V_{BUS} voltage applied. The D_{POUT} and D_{MOUT} pins will be pulled low using internal 15 k Ω pull-down resistors.

Note:	To help prevent possible damage to a				
	portable device, the D _{POUT} and D _{MOUT}				
	pins have current limiting in place when				
	the emulation profiles are applied.				

9.8.2 EMULATION CYCLING

In Dedicated Charger Emulation Cycle mode, the charger emulation profiles (if enabled) will be applied in the following order:

- 1. Legacy 1
- 2. Legacy 2
- 3. Legacy 3
- 4. Legacy 4
- 5. Legacy 5
- 6. Legacy 6
- 7. Legacy 7
- Custom (disabled by default). If the CS_FRST configuration bit is set, then the Custom charger emulation profile will be tested first and the order will proceed as given.

If S0 = '0' and a portable device is not attached in DCE Cycle mode, the UCS81003 will be cycling through charger emulation profiles (by default). There is no guarantee which charger emulation profile will be applied first when a portable device attaches.

The UCS81003 will apply a charger emulation profile until one of the following exit conditions occurs:

- Current greater than I_{BUS_CHG} is detected flowing out of V_{BUS} at the respective emulation timeout time. In this case, the profile is assumed to be accepted and no other profiles will be applied.
- The respective emulation timeout ($t_{EM_{-TIMEOUT}}$) time is reached without current that exceeds the $I_{BUS_{CHG}}$ limit flowing out of V_{BUS} (the emulation timeout is enabled by default, see Section 10.4.2 "Emulation Configuration Register" and Register 10-35). The profile is assumed to be rejected, and the UCS81003 will perform emulation reset and apply the next profile, if there is one.

Emulation timeouts can be programmed for each charger emulation profile (see Section 10.11 "Preloaded Emulation Timeout Configuration Registers" and Register 10-35).

9.8.3 DCE CYCLE RETRY

If none of the charger emulation profiles cause a charge current to be drawn, the UCS81003 will perform emulation reset and cycle through the profiles again (if the EM_RETRY bit is set (default - see Section 10.4.2 "Emulation Configuration Register"). The UCS81003 will continue to cycle through the profiles as long as charging current is not drawn and the PWR_EN control is enabled. If the Emulation Retry is not enabled, the UCS81003 will flag "No Handshake" and end the DCE Cycle using Trip Current Limiting.

9.9 Current Limit Mode Associations

The UCS81003 will close the port power switch and use the Current Limiting mode as shown in Table 9-2.

Active Mode	Current Limit Mode (See Section 10.14 "Current Limiting Behavior Configuration Registers")
Data Pass-Through	Trip mode
BC1.2 SDP	Trip mode
BC1.2 CDP	CC mode if I _{LIM} < 1.68A, otherwise, Trip mode
BC1.2 DCP	CC mode if I _{LIM} < 1.68A, otherwise, Trip mode
DCE Cycle	
During DCE Cycle when a charger emulation profile is being applied and the emulation timeout is active	CC mode if I _{LIM} < 1.68A, otherwise, Trip mode

Note 1: As noted in the last three rows in Table 9-2, under those specific conditions with I_{LIM} < 1.68A, it is the relationship of I_{LIM} and I_{BUS_R2MIN} that determines the current limiting mode. In these cases, the value of I_{BUS_R2MIN} is determined by CS_R2_IMIN<2:0> bits 4-2 in the Custom Current Limiting Behavior Configuration register - 51h (Register 10-49).

TABLE 9-2:CURRENT LIMIT MODE OPTIONS

TABLE 9-2: CURRENT LIMIT MODE OPTIONS (CONTINUED)

Active Mode	Current Limit Mode (See Section 10.14 "Current Limiting Behavior Configuration Registers")
Legacy 3 charger emulation profile accepted or the emulation timeout is disabled	CC mode if I _{LIM} < 1.68A, otherwise, Trip mode
Legacy 1, Legacy 2 or Legacy 4 - Legacy 7 charger emulation profile accepted or the emulation timeout is disabled	Trip mode if $I_{BUS_R2MIN} < I_{LIM}$ or $I_{LIM} > 1.68A$ (normal operation), otherwise, CC mode (see Register 10-49)
Custom charger emulation profile accepted or the emulation timeout is disabled	Trip mode if $I_{BUS_R2MIN} < I_{LIM}$ or $I_{LIM} > 1.68A$ (normal operation), otherwise, CC mode (see Register 10-49)
No handshake (DCE Cycle with Emulation Retry not enabled)	Trip mode if IBUS_R2MIN < I_{LIM} or I_{LIM} > 1.68A (normal operation), otherwise, CC mode (see Register 10-49)

Note 1: As noted in the last three rows in Table 9-2, under those specific conditions with I_{LIM} < 1.68A, it is the relationship of I_{LIM} and I_{BUS_R2MIN} that determines the current limiting mode. In these cases, the value of I_{BUS_R2MIN} is determined by CS_R2_IMIN
2:0> bits 4-2 in the Custom Current Limiting Behavior Configuration register - 51h (Register 10-49).

9.10 No Handshake

In DCE Cycle mode with emulation retry disabled, a No Handshake condition is flagged (the NO_HS status bit stays set (see Register 10-5) when the end of the DCE Cycle is reached without a handshake and without drawing current.

All signatures/handshaking placed on the D_{POUT} and D_{MOUT} pins are removed. The UCS81003 will operate with the high-speed switch opened or closed as determined by the high-speed switch configuration, and will use Trip or Constant Current Limiting, as determined by the I_{BUS} _R2MIN setting (CS_R2_IMIN<2:0> bits 4-2 in the Custom Current Limiting Behavior Configuration register 51h).

The portable devices that can cause this are generally the ones that pull up D_{POUT} to some voltage and leave it there, or apply the wrong voltage.

9.11 Preloaded Charger Emulation Profiles

The following charger emulation profiles are resident to the UCS81003:

- Legacy 1 Charger Emulation Profile
- Legacy 2, 4, 5 and 7 Charger Emulation Profiles
- Legacy 3 Charger Emulation Profile
- Legacy 6 Charger Emulation Profile
- BC1.2 CDP Charger Emulation Profile
- BC1.2 DCP Charger Emulation Profile

9.11.1 LEGACY 1 CHARGER EMULATION PROFILE

Legacy 1 Charger Emulation Profile does the following:

- 1. The UCS81003 will apply 900 mV to both the D_{POUT} and the D_{MOUT} pins.
- 2. V_{BUS} voltage is applied.

- 3. If the portable device draws more than I_{BUS_CHG} current when the $t_{EM_TIMEOUT}$ timer expires, the UCS81003 will accept that the currently applied profile is the correct charger emulation profile for the attached portable device. Charging commences. The voltages applied to the D_{POUT} and D_{MOUT} pins will remain in place (unless EM_RESP is set to 0b). The UCS81003 will begin operating in Trip mode or CC mode as determined by the I_{BUS_R2MIN} setting (see Section 10.14 "Current Limiting Behavior Configuration Registers").
- 4. If the portable device does not draw more than I_{BUS_CHG} current when $t_{EM_TIMEOUT}$ timer expires, the UCS81003 will stop the currently applied charger emulation profile. This will cause all voltages put onto the D_{POUT} and D_{MOUT} pins to be removed. Emulation reset occurs, and the UCS81003 will initiate the next charger emulation profile.

9.11.2 LEGACY 2, 4, 5 AND 7 CHARGER EMULATION PROFILES

Legacy 2, 4, 5 and 7 Charger Emulation Profiles follow the same pattern of operation, although the voltage that is applied on the D_{POUT} and D_{MOUT} pins will vary. They do the following:

- The UCS81003 will apply a voltage on the D_{POUT} pin using either a current-limited voltage source or a voltage divider between V_{BUS} and ground with the center tap on the D_{POUT} pin.
- 2. The UCS81003 will apply a possibly different voltage on the D_{MOUT} pin, using either a current-limited voltage source or a voltage divider between V_{BUS} and ground, with the center tap on the D_{MOUT} pin.
- 3. V_{BUS} voltage is applied.

- 4. If the portable device draws more than I_{BUS_CHG} current when the $t_{EM_TIMEOUT}$ timer expires, the UCS81003 will accept that the currently applied profile is the correct charger emulation profile for the attached portable device. Charging commences. The voltages applied to the D_{POUT} and D_{MOUT} pins will remain in place (unless EM_RESP is set to 0b). The UCS81003 will begin operating in Trip mode or CC mode, as determined by the I_{BUS_R2MIN} setting (see Section 10.14 "Current Limiting Behavior Configuration Registers").
- 5. If the portable device does not draw more than I_{BUS_CHG} current when $t_{EM_TIMEOUT}$ timer expires, the UCS81003 will stop the currently applied charger emulation profile. This will cause all voltages put onto the D_{POUT} and D_{MOUT} pins to be removed. Emulation reset occurs, and the UCS81003 will initiate the next charger emulation profile.

Additionally, the user may "build" a charger emulation profile by determining the voltage and resistance characteristics that are placed on each of the D_{POUT} and D_{MOUT} pins. See Section 9.12 "Custom Charger Emulation Profile".

9.11.3 LEGACY 3 CHARGER EMULATION PROFILE

The Legacy 3 Charger Emulation Profile does the following:

- 1. The UCS81003 will connect a resistor (R_{DCP_RES}) between D_{POUT} and D_{MOUT}
- 2. V_{BUS} is applied.
- If the portable device draws more than I_{BUS_CHG} current when the t_{EM_TIMEOUT} timer expires (enabled by default), the UCS81003 will accept that this is the correct charger emulation profile for the attached portable device. Charging commences. The resistive short between the D_{POUT} and D_{MOUT} pins will be left in place.
- 4. If the portable device does not draw more than I_{BUS_CHG} current when $t_{EM_TIMEOUT}$ timer expires, the UCS81003 will stop the Legacy 3 Charger Emulation. This will cause resistive short between the D_{POUT} and D_{MOUT} pins to be removed. Emulation reset occurs, and the UCS81003 will initiate the next charger emulation profile.

9.11.4 LEGACY 6 CHARGER EMULATION PROFILE

The Legacy 6 Charger Emulation Profile does the following:

- 1. The UCS81003 will apply a voltage on the D_{POUT} pin using a voltage divider between V_{BUS} and ground with the center tap on the D_{POUT} pin.
- 2. V_{BUS} voltage is applied.
- If the portable device draws more than I_{BUS_CHG} current when the t_{EM_TIMEOUT} timer expires, the UCS81003 will accept that Legacy 6 is the correct charger emulation profile for the attached portable device. Charging commences. The voltage applied to the D_{POUT} pin will remain in place (unless EM_RESP is set to 0b). The UCS81003 will begin operating in Trip mode or CC mode, as determined by the I_{BUS_R2MIN} setting (see Section 10.14 "Current Limiting Behavior Configuration Registers").
- 4. If the portable device does not draw more than I_{BUS_CHG} current when $t_{EM_TIMEOUT}$ timer expires, the UCS81003 will stop the Legacy 6 Charger Emulation Profile. This will cause the voltage put onto the D_{POUT} pin to be removed. Emulation reset occurs, and the UCS81003 will initiate the next charger emulation profile.

9.12 Custom Charger Emulation Profile

The UCS81003 allows the user to create a Custom Charger emulation profile to handshake as any type of charger. This profile can be included in the DCE Cycle. In addition, it can be placed first or last in the profile sequence in the DCE Cycle. See Register 10-35.

The Custom charger emulation profile uses a number of registers to define stimuli and behaviors. The Custom Charger emulation profile uses three separate stimulus/response pairs that will be detected and applied in sequence, allowing flexibility to "build" any of the preloaded emulation profiles, or tailor the profile to match a specific charger application.

For details, see Application Note 24.14 – "UCS1002 *Fundamentals of Custom Charger Emulation*".

10.0 REGISTER DESCRIPTION

The registers shown in Table 10-1 are accessible through the SMBus or I^2C . While in the Sleep state, the UCS81003 will retain configuration and charge rationing data as indicated in the text. If a register does not indicate that data will be retained in the Sleep power state, this information will be lost when the UCS81003 enters the Sleep power state.

Register Address	- Redister Name R/W Function		Function	Default Value	Page No.
00h	Current Measurement	R	Stores the current measurement	00h	47
01h	Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte	00h	48
02h	Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte	00h	48
03h	Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte	00h	48
04h	Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte	00h	48
0Fh	Other Status	R	Indicates emulation status as well as the ALERT# and A_DET# pin status	00h	49
10h	Interrupt Status	See Register 10-3	Indicates why ALERT# pin asserted	00h	50
11h	General Status	R/R-C	Indicates general status	00h	51
12h	Profile Status 1	R	Indicates which charger emulation pro-	00h	52
13h	Profile Status 2	R	file was accepted	00h	53
14h	Pin Status	R	Indicates the pin states of the internal control pins	00h	54
15h	General Configuration	R/W	Controls basic functionality	01h	55
16h	Emulation Configuration	R/W	Controls emulation functionality	8Ch	56
17h	Switch Configuration	R/W	Controls advanced switch functions	04h	57
18h	Attach Detect Configuration	R/W	Controls Attach Detect functionality	46h	58
19h	Current Limit	R/W	Controls the maximum current limit	00h	60
1Ah	Charge Rationing Threshold High Byte	R/W	Controls the Current Threshold I _{THRESH} used by the charge rationing circuitry	FFh	60
1Bh	Charge Rationing Threshold Low Byte	R/W	Controls the Current Threshold I _{THRESH} used by the charge rationing circuitry	FFh	60
1Ch	Auto-recovery Configuration	R/W	Controls the Auto-Recovery functionality	2Ah	61
1Eh	I _{BUS_CHG} Configuration	R/W	Stores the limit for I _{BUS_CHG} used to determine if emulation is successful	0Fh	62
1Fh	t _{DET_CHARGE} Configuration	R/W	Stores bits that define the t _{DET_CHARGE} time	03h	63
20h	BCS Emulation Enable	R/W	Enables BCS charger emulation profiles	16h	63
21h	Legacy Emulation Enable	R/W	Enables Legacy charger emulation profiles	00h	64
22h	BCS Emulation Timeout Config	R/W	Controls timeout for each BCS charger emulation profile	10h	65

 TABLE 10-1:
 REGISTER SET IN HEXADECIMAL ORDER

UCS81003

Register Address	Register Name	R/W	Function	Default Value	Page No.
23h	Legacy Emulation Timeout Config 1	R/W	Controls timeout for Legacy charger emulation profiles 1 – 4	6Ch	65
24h	Legacy Emulation Timeout Config 2	R/W	Controls timeout for Legacy charger emulation profiles 5 – 7	01h	66
25h	High-Speed Switch Configuration	R/W	Controls when the high-speed switch is enabled	14h	59
30h	Applied Charger Emulation	R	Indicates which charger emulation profile is being applied	00h	67
31h	Preloaded Emulation Stimulus 1 - Config 1	R	Indicates the stimulus and timing for Stimulus 1	00h	67
32h	Preloaded Emulation Stimulus 1 - Config 2	R	Indicates the response and magnitude for Stimulus 1	26h	68
33h	Preloaded Emulation Stimulus 1 - Config 3	R	Indicates the threshold and pull-up/pull-down settings for Stimulus 1	00h	69
34h	Preloaded Emulation Stimulus 1 - Config 4	R	Indicates the resistor ratio for Stimulus 1	02h	70
35h	Preloaded Emulation Stimulus 2 - Config 1	R	Indicates the stimulus and timing for Stimulus 2	00h	71
36h	Preloaded Emulation Stimulus 2 - Config 2	R	Indicates the response and magnitude for Stimulus 2	09h	72
37h	Preloaded Emulation Stimulus 2 - Config 3	R	Indicates the threshold and pull- up/pull-down settings for Stimulus 2	00h	73
38h	Preloaded Emulation Stimulus 2 - Config 4	R	Indicates the resistor ratio for Stimulus 2	04h	74
39h	Preloaded Emulation Stimulus 3 - Config 1	R	Indicates the stimulus and timing for Stimulus 3 (CDP only)	00h	75
3Ah	Preloaded Emulation Stimulus 3 - Config 2	R	Indicates the response and magnitude for Stimulus 3 (CDP only)	00h	76
3Bh	Preloaded Emulation Stimulus 3 - Config 3	R	Indicates the threshold and pull- up/pull-down settings for Stimulus 3 (CDP only)	00h	77
40h	Custom Emulation Config	R/W	Controls general configuration of the Custom charger emulation profile	01h	79
41h	Custom Stimulus/Response Pair 1 - Config 1	R/W	Sets the stimulus and timing for Stimulus 1	00h	80
42h	Custom Stimulus/Response Pair 1 - Config 2	R/W	Sets the response and magnitude for Stimulus 1	00h	81
43h	Custom Stimulus/Response Pair 1 - Config 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 1	00h	82
44h	Custom Stimulus/Response Pair 1 - Config 4	R/W	Sets the resistor ratio for Stimulus 1	00h	83
45h	Custom Stimulus/Response Pair 2 - Config 1	R/W	Sets the stimulus and timing for Stimulus 2	00h	84
46h	Custom Stimulus/Response Pair 2 - Config 2	R/W	Sets the response and magnitude for Stimulus 2	00h	85
47h	Custom Stimulus/Response Pair 2 - Config 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 2	00h	86
48h	Custom Stimulus/Response Pair 2 - Config 4	R/W	Sets the resistor ratio for Stimulus 2	00h	87

TABLE 10-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

Register Address	Register Name	R/W	Function	Default Value	Page No.
49h	Custom Emulation Stimulus 3 - Config 1	R/W	Sets the stimulus and timing for Stimulus 3	00h	88
4Ah	Custom Stimulus/Response Pair 3 - Config 2	R/W	Sets the response and magnitude for Stimulus 3	00h	89
4Bh	Custom Stimulus/Response Pair 3 - Config 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 3	00h	90
4Ch	Custom Stimulus/Response Pair 3 - Config 4	R/W	Sets the resistor ratio for Stimulus 3	00h	91
50h	Applied Current Limiting Behavior	R	Indicates the applied current limiting behavior	82h	92
51h	Custom Current Limiting Behavior Config	R/W	Controls the custom current limiting behavior	82h	93
FDh	Product ID	R	Stores a fixed value that identifies each product	4Eh	94
FEh	Manufacturer ID	R	Stores a fixed value that identifies Microchip	5Dh	94
FFh	Revision	R	Stores a fixed value that represents the revision number	82h	94

TABLE 10-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

During power-on reset (POR), the default values are stored in the registers. A POR is initiated when power is first applied to the part and the voltage on the V_{DD} supply surpasses the $V_{DD_{TH}}$ level, as specified in the electrical characteristics. Any reads to undefined registers will return 00h. Writes to undefined registers will not have an effect.

When a bit is "set", this means that the user writes a logic '1' to it. When a bit is "cleared", this means that the user writes a logic '0' to it.

10.1 Current Measurement Register (Address 00h)

Name	Bits	Address	Cof	Default
Current Measurement	8	00h	R	00h

The Current Measurement register stores the measured current value delivered to the portable device (I_{BUS}). This value is updated continuously while the device is in the Active power state. The bit weights are in mA and the range is from 0 mA to 2988.6A (the maximum value corresponds to 255 LSB, where 1 LSB = 11.72 mA).

This data will be cleared when the device enters the Sleep or Detect states. This data will also be cleared whenever the port power switch is turned off (including during emulation or any time that V_{BUS} is discharged).

10.2 Total Accumulated Charge Registers

Name	Bits	Address	Cof	Default
Total Accumulated Charge High Byte	8	01h	R	00h
Total Accumulated Charge Middle High	8	02h	R	00h
Total Accumulated Charge Middle Low Byte	8	03h	R	00h
Total Accumulated Charge Low Byte	8	04h	R	00h

The Total Accumulated Charge registers store the total accumulated charge delivered from the V_S source to a portable device. The bit weighting of the registers is given in mAh. The register value is reset to 00_00h only when the RTN_RST bit is set or if the RTN_EN bit is cleared. This value will be retained when the device transitions out of the Active state and resumes accumulation if the device returns to the Active state and charge rationing is still enabled.

These registers are updated every one (1) second while the UCS81003 is in the Active power state. Every time the value is updated, it is compared against the target value in the Charge Rationing Threshold registers (see Section 10.6 "Charge Rationing Threshold Registers").

-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own
R = Readable	e bit	W = Writable I	bit	U = Unimplem	ented bit		
Legend:							
bit 7							bit
ACC<1>	ACC<0>		_				_
R-0	R-0	R-x	R-x	R-x	R-x	R-x	R-x
DIL 15							DI
bit 15	AUU<0>	ACC<7>	AUC<0>	ACC<5>	ACC<4>	ACC<3>	ACC<2>
R-0 ACC<9>	R-0 ACC<8>	R-0 ACC<7>	R-0 ACC<6>	R-0 ACC<5>	R-0 ACC<4>	R-0 ACC<3>	R-0 ACC<2>
D 0	D 0	D 0	D 0		D 0	D 0	D 0
bit 23							bit 1
ACC<17>	ACC<16>	ACC<15>	ACC<14>	ACC<13>	ACC<12>	ACC<11>	ACC<10>
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
bit 31		·					bit 2
ACC<25>	ACC<24>	ACC<23>	ACC<22>	ACC<21>	ACC<20>	ACC<19>	ACC<18>
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

REGISTER 10-1: TOTAL ACCUMULATED CHARGE REGISTER (ADDRESSES 01H – 04H)

bit 31-6 ACC<25:0>: Total Accumulated Charge

1 LSB = 0.00325 mAh

bit 5-0 Unimplemented

10.3 Status Registers

Name	Bits	Address	Cof	Default
Other Status	8	0Fh	R	00h
Interrupt Status	8	10h	R/W	00h
General Status	8	11h	R/R-C	00h
Profile Status 1	8	12h	R	00h
Profile Status 2	8	13h	R	00h
Pin Status	8	14h	R	00h

The Status registers store bits that indicate error conditions as well as Attach Detection and Removal Detection. Unless otherwise noted, these bits will operate as described when the UCS81003 is operating in Stand-Alone mode.

U-x	U-x	R-0	R-0	R-0	R-0	R-0	R-0
	—	ALERT_PIN	ADET_PIN	CHG_ACT	EM_ACT	EM_STE	P<1:0>
bit 7							bit (
Legend:	11.12		.,				
R = Read		W = Writable k	Dit	U = Unimplement		Dit is under	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own
bit 7-6	Unimpleme	ented					
bit 5	-		status of the A	LERT# pin. Th	is bit is set and	d cleared as the	ALERT# pi
	changes sta			·			•
		T# pin is asserte					
h:+ 1		T# pin is release		TT# nin M/han	aat indiaataa th		in in anarta
bit 4		t is set and clea				at the A_DET# p 1)	on is asserte
	1 = A_DE	T# pin is asserte	ed low		× ×	,	
		T# pin is release					
bit 3	CHG_ACT: (Note 2)	This bit is auto	matically set v	vhen IBUS > I _{BI}	JS_CHG and cle	ared when IBU	S < I _{BUS_CHO}
	1 = IBUS	> I _{BUS CHG}					
	0 = IBUS	< I _{BUS_CHG}					
bit 2	being applie		y PRE_EM_SE	EL<3:0> (see <mark>Se</mark>	ection 10.12.1 '	ting. The actual Applied Charg	
		e is in Active sta e is not emulatir		ng			
bit 1-0	lation profile	e as shown belo	w. These bits a	re set and cleare	ed automatically	g applied by the . Note that the Lo Stimulus / Resp	egacy charge
	01 = Stimu	e Applied. Waitir ulus/Response #	¥1				
		ulus/Response # ulus/Response #					
Note 1:		<pre>/R_EN is enable urrent capacity c</pre>			DET_PIN bit wi	Il cycle if the cu	rrent draw
2:	The CHG_ACT		dicate that a po	rtable device ha		of the charger e	emulation pro
3:				able device has	-	of the emulation	profiles. This

REGISTER 10-2: OTHER STATUS REGISTER (ADDRESS 0FH)

R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
ERR	DISCH_ERR	RESET	KEEP_OUT	TSD	OV_VOLT	BACK_V	OV_LIM
bit 7			•	•			bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit		
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unk	nown
bit 7	a '0' will clear t '0', all error con the Active state less of the fault device will not This bit is cleare and no error co	he Error state aditions are che be. This bit is se handling mec- leave the Error ed automaticall nditions are de	was detected ar and allows the ecked. If all erro t automatically t hanism used, if a r state. (Note 1 y by the UCS810 etected. Likewise e been detected	device to be re r conditions ha by the UCS810 any other bit is and Note 2) 003 if the Auto- e, this bit is clea	eturned to the A ve been remove 03 when the Er set in the Intern Recovery fault h ared when the P	Active state. W ed, the UCS81 ror state is ent upt Status regi andling function WR_EN contro	then written t 003 returns t ered. Regard ster (10h), th onality is activ ol is disabled.
bit 6	0 = There are DISCH_ERR: cleared when re the ALERT# pin	no errors dete ndicates that ead if the error n to be asserte 3 was unable	ected. the UCS81003 condition has b ed and the devic to discharge the	was unable to een removed o e to enter the	o discharge the or if the ERR bit i	V _{BUS} node. T	his bit will b
bit 5	RESET: Indicat set at power up	tes that the UC . This bit is cle when this bit i 3 has just bee	S81003 has jus ared when read s set. This data	or when the P	WR_EN control		
bit 4	cleared when re	ead if the error n to be asserte	e V-I output on t condition has b ed and the devic	een removed o	or if the ERR bit i		
	$0 = V_{BUS} > V_{I}$	BUS_MIN					
bit 3	TSD: Indicates the Error state. bit is cleared. T 1 = Internal te	that the intern This bit will be his bit will cau		read if the erro	r condition has	been removed	l or if the ERI
bit 2	the Error state.	This bit will be his bit will cau	V _S voltage has cleared when r se the ALERT#	ead, if the erro	or condition has	been removed	or if the ER
bit 1	BACK_V: Indic This bit will be This bit will cau 1 = V _{BUS} > V	ates that the \ cleared when ise the ALERT _S , or V _{BUS} > V	/ _{BUS} voltage ha read if the error # pin to be asse _{DD} by more that ceeded the V _S	r condition has erted and the d n 150 mV	been removed levice to enter the	or if the ERR he Error state.	bit is cleared

REGISTER 10-3: INTERRUPT STATUS REGISTER (ADDRESS 10H)

REGISTER 10-3: INTERRUPT STATUS REGISTER (ADDRESS 10H) (CONTINUED)

- bit 0 **OV_LIM:** Indicates that the I_{BUS} current has exceeded both the I_{LIM} threshold and the I_{BUS_R2MIN} threshold settings. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT# pin to be asserted and the device to enter the Error state.
 - $1 = I_{BUS} > I_{LIM}$ and I_{BUS_R2MIN}
 - $0 = I_{BUS}$ has not exceeded both I_{LIM} threshold and the I_{BUS_R2MIN} threshold settings
- **Note 1:** If the Auto-Recovery fault handling is not used, the ERR bit must be written to a logic '0' to be cleared. It will also be cleared when the PWR_EN control is disabled.
 - 2: Note that the ERR bit does not necessarily reflect the ALERT# pin status. The ALERT# pin may be cleared or asserted without the ERR bit changing states.

REGISTER 10-4: GENERAL STATUS REGISTER (ADDRESS 11H)

R-0	U-x	U-x	R-0	R-0	R-C	R-C	R-C
RATION	—	—	CC_MODE	TREG	LOW_CUR	REM	ATT
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
C = Clear on Read			

bit 7	RATION: Indicates that the UCS81003 has delivered the programmed amount of power to a portable device. If the RATION_BEH bits are set to interrupt the host, this bit will cause the ALERT# pin to be asserted. This bit is cleared when read. This bit is also cleared automatically when the RTN_RST bit is set or the RTN_EN bit is cleared (see Section 10.4.1 "General Configuration Register").
	 UCS81003 has delivered the programmed amount of power to a portable device UCS81003 has not delivered the programmed amount of power to a portable device
bit 6-5	Unimplemented
bit 4	CC_MODE: Indicates that the I _{BUS} current has exceeded I _{LIM} . Current is in Region 2 (I _{BUS_R2MIN}).
	$1 = I_{BUS} > I_{LIM}$ $0 = I_{BUS} < I_{LIM}$
bit 3	TREG: Indicates that the internal temperature has exceeded T _{REG} and that the current limit has been reduced. This bit is cleared when read and will not cause the ALERT# pin to be asserted, unless the ALERT_LINK bit is set.
	 1 = Internal temperature > T_{REG} 0 = Internal temperature < T_{REG}
bit 2	LOW_CUR: Indicates that a portable device has reduced its charge current to below ~6.4 mA and may be finished charging. This bit is cleared when read and will not cause the ALERT# pin to be asserted, unless the ALERT_LINK bit is set.
	$1 = I_{BUS} < 6.4 \text{ mA}$ $0 = I_{BUS} > 6.4 \text{ mA}$
bit 1	REM: Indicates that a Removal Detection event has occurred and there is no longer a portable device present. This bit is cleared when read and will not cause the ALERT# pin to be asserted. It will cause the A_DET# pin to be released.
	 1 = Removal Detected 0 = No Removal Detected
bit 0	 ATT: Indicates that an Attach Detection event has occurred and there is a new portable device present. This bit is cleared when read and will not cause the ALERT# pin to be asserted. It will cause the A_DET# pin to be asserted. 1 = Attach Detected
	0 = No Attach Detected

10.3.1 PROFILE STATUS 1 REGISTER

These bits are indicators only and will not cause the ALERT# pin or A_DET# pin to change states. The CUST, DCP, CDP and PT bits are cleared under the following circumstances:

- the PWR_EN control is disabled
- a new Active mode is selected
- a Removal Detection event occurs.

REGISTER 10-5: PROFILE STATUS 1 REGISTER (ADDRESS 12H)

R-0	U-x	U-x	R-0	R-0	R-0	R-0	R-0
NO_HS	;	—	VS_LOW	CUST	DCP	CDP	PT
bit 7	·				•		bit 0
Legend:							
R = Reada		W = Writable		U = Unimplen			
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 7	Handshake"). ⁻ 1 = No hands	This bit is autom shake at the en	ly set during the natically cleared id of the DCE C n profile has be	whenever a new ycle.			
bit 6-5	Unimplemente	ed					
bit 4		cleared automa	/ _S voltage is belo tically when the				
bit 3	Custom Charge Emulation Prof "Custom Emu determined by	er Emulation Pr file configuratio ulation Config the Custom cu avior Configura Profile handsha		DCE Cycle and ed switch will b sters"). The po ehavior setting	d is charging. B e either open c ort power swit	ased on the Cu or closed (see s ch current lim	Istom Charger Section 10.13 Iiting mode is
bit 2	charging. The	high-speed sw Configuration dshake comple	able device ac ritch will be con n Register "), ar ete	trolled via the	HSW_DCE bit	(see Section	10.4.5 "High
bit 1		tion profile and Trip Current Li dshake comple					
bit 0	high-speed swi 1 = UCS8100	itch will be clos)3 is in the Data	81003 is in the sed, and the por a Pass-through Data Pass-thro	t power switch or BC1.2 SDP	will use Trip C Active mode.	urrent Limiting	
Note 1: 2:	The NO_HS bit do (indicating a hand lation profile if a p- any other Profile S When the UCS810	shake) and a p ortable device Status register l	oortable device does not hands bits are set.	not charge. Thi hake with it. Th	s bit is set at th nis bit will not b	ne end of each e set at the sa	charger emu- me time that

2: When the UCS81003 is configured as a Data Pass-through and a Removal event and then an Attach event occur without changing the Active mode, the PT bit will not be set again even though the UCS81003 is still operating as a Data Pass-through as configured. Toggling the M1 control will re-enable the PT status bit.

10.3.2 PROFILE STATUS 2 REGISTER

These bits indicate which profile was accepted. These bits are indicators only and will not cause the ALERT# pin or A_DET# pin to change states. These bits are cleared under the following circumstances:

- the PWR_EN control is disabled
- a new Active mode is selected
- a Removal Detection event occurs.

REGISTER 10-6: PROFILE STATUS 2 REGISTER (ADDRESS 13H)

U-x	R-0						
—	LG7	LG6	LG5	LG4	LG3	LG2	LG1
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented

bit 6 LG7: Indicates that the portable device successfully performed a handshake with the Legacy 7 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").

- 1 = Handshake successful with the Legacy 7 charger emulation profile and charging.
- 0 = Not charging with Legacy 7 charger emulation profile.
- bit 5 LG6: Indicates that the portable device successfully performed a handshake with the Legacy 6 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").
 - 1 = Handshake successful with the Legacy 6 charger emulation profile and charging.
 - 0 = Not charging with Legacy 6 charger emulation profile.
- bit 4 LG5: Indicates that the portable device successfully performed a handshake with the Legacy 5 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").
 - 1 = Handshake successful with the Legacy 5 charger emulation profile and charging.
 - 0 = Not charging with Legacy 5 charger emulation profile.
- bit 3 LG4: Indicates that the portable device successfully performed a handshake with the Legacy 4 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").
 - 1 = Handshake successful with the Legacy 4 charger emulation profile and charging.
 - 0 = Not charging with Legacy 4 charger emulation profile.
- bit 2 LG3: Indicates that the portable device successfully performed a handshake with the Legacy 3 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").
 - 1 = Handshake successful with the Legacy 3 charger emulation profile and charging.
 - 0 = Not charging with Legacy 3 charger emulation profile.

REGISTER 10-6: PROFILE STATUS 2 REGISTER (ADDRESS 13H) (CONTINUED)

- bit 1 LG2: Indicates that the portable device successfully performed a handshake with the Legacy 2 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").
 - 1 = Handshake successful with the Legacy 2 charger emulation profile and charging.
 - 0 = Not charging with Legacy 2 charger emulation profile.
- bit 0 LG1: Indicates that the portable device successfully performed a handshake with the Legacy 1 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").
 - 1 = Handshake successful with the Legacy 1 charger emulation profile and charging.
 - 0 = Not charging with Legacy 1 charger emulation profile.

10.3.3 PIN STATUS REGISTER

The Pin Status register reflects the current pin state of the external control pins as well as identifying the power state. These bits are linked to the X_SET bits (see Section 10.4.3 "Switch Configuration Register").

REGISTER 10-7: PIN STATUS REGISTER (ADDRESS 14H)

U-x	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—	PWR_EN_PIN	M2_PIN	M1_PIN	EM_EN_PIN	SEL_PIN	PWR_S1	ATE<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented

- bit 6 **PWR_EN_PIN:** Reflects the PWR_EN control state. This bit is set and cleared automatically as the PWR_EN pin/PWR_ENS bit state changes.
 - 1 = PWR_EN is Logic 1
 - 0 = PWR_EN is Logic 0
- bit 5 **M2_PIN:** Reflects the M2 pin state. This bit is set and cleared automatically as the M2 pin/M2_SET state changes.
 - 1 = M2 is Logic 1
 - 0 = M2 is Logic 0
- bit 4 **M1_PIN:** Reflects the M1 pin state. This bit is set and cleared automatically as the M1 pin/M1_SET state changes.
 - 1 = M1 is Logic 1
 - 0 = M1 is Logic 0
- bit 3 **EM_EN_PIN:** Reflects the EM_EN pin state. This bit is set and cleared automatically as the EM_EN pin/EM_EN_SET state changes.
 - 1 = EM_EN is Logic 1
 - $0 = EM_EN \text{ Logic } 0$
- bit 2 **SEL_PIN:** Reflects the polarity settings determined by the SEL pin decode. This bit is set or cleared automatically upon device power-up as the SEL pin is decoded.
 - 1 = The PWR_EN control is active high
 - 0 = The PWR_EN control is active low

REGISTER 10-7: PIN STATUS REGISTER (ADDRESS 14H) (CONTINUED)

- bit 1-0 **PWR_STATE<1:0>:** Indicates the current power state. These bits are set and cleared automatically as the power state changes. (Note 1)
 - 00 = Sleep
 - 01 = Detect
 - 10 = Active
 - 11 = Error
- **Note 1:** Accessing the SMBus/I²C causes the UCS81003 to leave the Sleep state. As a result, the PWR_STATE<1:0> bits will never read as 00b.

10.4 Configuration Registers

Name	Bits	Address	Cof	Default
General Configuration	8	15h	R/W	01h
Emulation Configuration	8	16h	R/W	8Ch
Switch Configuration	8	17h	R/W	04h
Attach Detect Configuration	8	18h	R/W	46h
High-Speed Switch Configuration	8	25h	R/W	14h

The Configuration registers control basic device functionality.

10.4.1 GENERAL CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

REGISTER 10-8: GENERAL CONFIGURATION REGISTER (ADDRESS 15H)

R/W-0	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
ALERT_MASK	—	ALERT_LINK	DSCHG	RTN_EN	RTN_RST	RATION_	BEH<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	 ALERT_MASK: Disables the ALERT# pin from asserting in the case of an error. 1 = The ALERT# pin will not be asserted in the event of an error condition. 0 = The ALERT# pin will be asserted if an error condition or indicator event is detected.
bit 6	Unimplemented
bit 5	ALERT_LINK: Links the ALERT# pin to be asserted when the LOW_CUR and/or TREG bits are set.
	 1 = The ALERT# pin will be asserted if the LOW_CUR or TREG indicator bit is set. 0 = The ALERT# pin will not be asserted if the LOW_CUR or TREG indicator bit is set.
bit 4	DSCHG: Forces the V _{BUS} to be reset and discharged when the UCS81003 is in the Active state. Writing this bit to a logic '1' will cause the port power switch to be opened and the discharge circuitry to activate to discharge V _{BUS} . The port power switch will remain open while this bit is '1'. This bit is not self-clearing.
bit 3	RTN_EN: Ration Enable – enables charge rationing functionality and power monitoring.
	 1 = Charge rationing is enabled (see Section 7.4 "Battery Full"). 0 = Charge rationing is disabled. The Total Accumulated Charge registers will be cleared to 00_00h and current data will no longer be accumulated. If the Total Accumulated Charge registers have already reached the Charge Rationing Threshold (see Section 10.6 "Charge Rationing Threshold Registers"), the applied response will be removed as if the charge rationing had been reset. This will also clear the RATION status bit (if set).

REGISTER 10-8: GENERAL CONFIGURATION REGISTER (ADDRESS 15H) (CONTINUED)

- bit 2 **RTN_RST:** Ration Reset resets the charge rationing functionality. When this bit is set to '1', the Total Accumulated Charge registers are reset to 00_00h. In addition, when this bit is set, the RATION status bit will be cleared and, if there are no other errors or active indicators, the ALERT# pin will be released.
 - 1 = EM_EN is Logic 1
 - $0 = EM_EN \text{ is Logic } 0$
- bit 1-0 **RATION_BEH<1:0>:** Controls the behavior when the power rationing threshold is reached as shown in Table 7-1.
 - 00 = Report
 - 01 = Report and Disconnect
 - 10 = Disconnect and Go to Sleep
 - 11 = Ignore

10.4.2 EMULATION CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

REGISTER 10-9: EMULATION CONFIGURATION REGISTER (ADDRESS 16H)

R/W-1	U-x	U-x	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
DIS_TO	—	—	EM_TO_DIS	EM_RETRY	EM_RESP	EM_RESET	_TIME<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 7 **DIS_TO:** Disable Timeout: Disables the Timeout and Idle Reset functionality (see Section 11.2.1.6 "SMBus Timeout and Idle Reset").
 - 1 = The Timeout and Idle Reset functionality is disabled. This is used for I^2C compliance.
 - 0 = The Timeout and Idle Reset functionality is enabled.

bit 6-5 Unimplemented

- bit 4 **EM_TO_DIS:** Emulation Timeout Disable Disables the emulation circuitry timeout for all charger emulation profiles in the DCE Cycle. There is a separate bit to enable/disable the emulation timeout for the Custom Charger Emulation profile (Register 10-35); however, if the EM_TO_DIS bit is set, the emulation timeout will also be disabled for the Custom charger emulation profile. (Note 1)
 - $1 = \text{Emulation timeout is disabled during the DCE Cycle. The applied charger emulation profile will not exit as a result of an emulation timeout event. The I_{BUS} current will be checked continuously and if it exceeds the I_{BUS_CHG} threshold for any reason, the charger emulation profile will be accepted.$
 - 0 = Emulation timeout is enabled during the DCE Cycle. An individual charger emulation profile will be applied and maintained for the duration of the t_{EM_TIMEOUT} value. When this timer expires, the UCS81003 will determine whether the charger emulation profile was successful and take appropriate action.
- bit 3 **EM_RETRY:** Configures whether the DCE Cycle will reset and restart if it reaches the final profile without the portable device drawing charging current and accepting one of the profiles. This bit is only used if the UCS81003 is configured to emulate a dedicated charger.
 - 1 = Once the DCE Cycle is completed, it will perform emulation reset and restart from the first enabled charger emulation profile in the DCE Cycle.
 - 0 = Once the DCE Cycle is completed, it will not restart. The D_{POUT} and D_{MOUT} will be left as High Z pins and the port power switch will be closed. The Current Limiting mode is determined by the Custom Current Limiting Behavior settings (see Section 10.14.2 "Custom Current Limiting Behavior Configuration Register").

REGISTER 10-9: EMULATION CONFIGURATION REGISTER (ADDRESS 16H) (CONTINUED)

- bit 2 **EM_RESP:** Leave Emulation Response Enables the Dedicated Charger Emulation Cycle mode to hold the D_{POUT} and D_{MOUT} stimulus response after the UCS81003 has finished emulation using the Legacy, BC1.2 DCP, or Custom charger emulation profiles (Note 2).
 - 1 = If a portable device begins drawing charging current while the UCS81003 is applying the BC1.2 DCP, Custom or any of the Legacy charger emulation profiles during the DCE Cycle, the last response applied will be kept in place until a Removal Detection event occurs, the internal temperature exceeds the T_{REG} value, or emulation is restarted. In the case of the BC1.2 DCP or Legacy 3 charger emulation profiles, this will be the short (R_{DCP_RES}). In the case of the Legacy 1, Legacy 2 or Legacy 4 7 profiles, this will be the D_{POUT} and D_{MOUT} pin voltages. If a portable device does not draw charging current, the DCE Cycle will behave normally.
 - 0 = The dedicated emulation circuitry will behave normally. It will remove the short condition when the t_{EM_TIMEOUT} timer has expired, regardless if the portable device has drawn charging current or not.
- bit 1-0 EM_RESET_TIME<1:0>: Determines the length of the t_{EM_RESET} time (see Section 9.8.1 "Emulation Reset") as shown below. The value selected does not include discharge time; however, this value plus discharge result in the actual reset time.
 - 00 = 50 ms
 - 01 **= 75 ms**
 - 10 = **125 ms**
 - 11 = **175 ms**
- **Note 1:** If the EM_TO_DIS bit is set and the Legacy 2, Legacy 4 or Custom charger emulation profiles were accepted during the DCE cycle, a removal is not detected. To avoid this issue, re-enable the emulation timeout after applying any test profiles and charging with the 'final' profile.
 - 2: If the HSW_DCE bit is set, the high-speed switch will be closed regardless of the status of the EM_RESP bit. Leaving the emulation response applied will not allow normal USB traffic. Therefore, prior to setting the HSW_DCE bit, this bit should be cleared.

10.4.3 SWITCH CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

REGISTER 10-10: SWITCH CONFIGURATION REGISTER (ADDRESS 17H)

R/W-0	U-x	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
PIN_IGN	—	EM_EN_SET	M2_SET	M1_SET	S0_SET	PWR_ENS	LATCHS
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 **PIN_IGN:** Ignores the M1, M2, PWR_EN and EM_EN pin states when determining the Active mode selection and power state.

- 1 = The Active mode selection and power state will be set by the individual control bits and not by the M1, M2, PWR_EN and EM_EN pin states. These pin states are ignored.
- The Active mode selection and power state will be set by the OR'd combination of the M1, M2, PWR_EN and EM_EN pin states and the corresponding bit states.

bit 6 Unimplemented

- bit 5 **EM_EN_SET:** In conjunction with other controls, determines the Active mode that is selected (see Section 9.2 "Active Mode Selection") and power state (see Table 5-2). This bit is OR'd with the EM_EN pin.
- bit 4 M2_SET: In conjunction with other controls, determines the Active mode that is selected (see Section 9.2 "Active Mode Selection") and power state (see Table 5-2). This bit is OR'd with the M2 pin.
- bit 3 M1_SET: In conjunction with other controls, determines the Active mode that is selected (see Section 9.2 "Active Mode Selection") and power state (see Table 5-2). This bit is OR'd with the M1 pin.

REGISTER 10-10: SWITCH CONFIGURATION REGISTER (ADDRESS 17H) (CONTINUED)

- bit 2 **S0_SET:** In SMBus mode, enables the Attach and Removal Detection feature and affects the power state (see Section 9.2 "Active Mode Selection").
 - 1 = Detection is enabled. Also see Table 5-2.
 - 0 = Detection is not enabled. Also see Table 5-2.
- bit 1 **PWR_ENS:** Controls whether the port power switch may be turned on or not and affects the power state (see Section 5.3.4 "PWR_EN Input"). This bit is OR'd with the PWR_EN pin and the polarity of both are controlled by SEL pin decode. Thus, if the polarity is set to active high, either the PWR_EN pin or this bit must be '1' to enable the port power switch.
- bit 0 LATCHS: In SMBus mode, controls the fault handling routine that is used in the case that an error is detected (see Section 5.3.5 "Latch Input").
 - 1 = The UCS81003 will latch its error conditions. In order for the device to return to normal Active state, the ERR bit must be cleared by the user.
 - 0 = The UCS81003 will automatically retry when an error condition is detected.

10.4.4 ATTACH DETECTION CONFIGURATION RESISTER

The contents of this register are retained in Sleep.

REGISTER 10-11: ATTACH DETECTION CONFIGURATION REGISTER (ADDRESS 18H)

R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	
	RESERVED			DISCHG_TIN	/IE_SEL<1:0>	ATT_TH<1:0>		
bit 7							bit 0	
Logondi								

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 **RESERVED:** Do not change.

- bit 3-2 DISCHG_TIME_SEL<1:0>: Sets the t_{DISCHARGE} time as follows:
 - 00 = 100 ms
 - 01 = 200 ms
 - 10 = 300 ms
 - 11 = 400 ms
- bit 1-0 ATT_TH<1:0>: Determines the Attach Detection threshold (I_{DET_QUAL}) and Removal Detection thresholds (I_{REM_QUAL_DET} and I_{REM_QUAL_ACT}) as shown below. (Note 1)
 - 00 = 200 μA Attach, 100 μA Removal Threshold
 - 01 = 400 µA Attach, 300 µA Removal Threshold
 - 10 = 800 µA Attach, 700 µA Removal Threshold
 - 11 = 1000 µA Attach, 900 µA Removal Threshold
- **Note 1:** The removal threshold is different when operating in the Active power state versus when operating in the Detect power state.

10.4.5 HIGH-SPEED SWITCH CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

REGISTER 10-12: HIGH-SPEED SWITCH CONFIGURATION REGISTER (ADDRESS 25H)

U-x	U-x	U-x	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0
	—	—	RESERVED	HSW_CUST	HSW_CDP	HSW_DET	HSW_DCE
bit 7							bit 0
Legend:							

=ogona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented

bit 4 **RESERVED:** Do not change.

- bit 3 HSW_CUST: Enables the USB high-speed data switch to be active during the Custom handshake. This control is checked at the beginning of charger emulation. Therefore, changing this control during emulation will have no immediate effect. Upon restarting charger emulation (as a result of the EM_RETRY bit being set, a Removal Detection event, or change of emulation controls), the high-speed switch will close.
 1 = The USB high-speed data switch is enabled while the Custom charger emulation profile is applied.
 - The USB high-speed data switch is enabled while the Custom charger emulation profile is applied.
 Also, if the Custom charger emulation profile is accepted during the Dedicated Charger Emulation Cycle, the high-speed switch will stay closed.
 - 0 = The USB high-speed data switch is disabled while the Custom charger emulation profile is applied.
- bit 2 **HSW_CDP:** Enables the USB high-speed data switch to be active during the CDP handshake. This control is checked at the beginning of charger emulation. Therefore, changing this control during emulation will have no immediate effect. Upon restarting charger emulation (as a result of a Removal Detection event or change of emulation controls), the high-speed switch will close.
 - 1 = The USB high-speed data switch is enabled during the CDP handshake.
 - 0 = The USB high-speed data switch is disabled during the CDP handshake.
- bit 1 **HSW_DET:** Enables the USB high-speed data switch to be active during the Detect power state. If the S0 control is set to '0', this bit is ignored.
 - 1 = The USB high-speed data switch will be closed during the Detect power state.
 - 0 = The USB high-speed data switch is open during the Detect power state.
- bit 0 **HSW_DCE:** Enables the USB high-speed data switch after the DCP charger emulation profile or one of the Legacy charger emulation profiles was accepted during the DCE Cycle and the portable device is charging. This bit is ignored if the UCS81003 is not in the Active state. This bit will not cause the high-speed switch to be closed during emulation when the DCP and Legacy profiles are applied, only after the DCP or a Legacy charger emulation profile has been accepted.
 - 1 = The USB high-speed data switch will be closed.
 - 0 = The USB high-speed data switch will be open.

UCS81003

10.5 Current Limit Register

Name	Bits	Address	Cof	Default
Current Limit	8	19h	R/W	00h

The Current Limit register controls the ILIM used by the port power switch. The default setting is based on the resistor on the COMM_SEL/I_{LIM} pin and this value cannot be changed to be higher than hardware set value.

The contents of this register are retained in Sleep.

REGISTER 10-13: CURRENT LIMIT REGISTER (ADDRESS 19H)

U-x	U-x	U-x	U-x	U-x	R/W-0	R/W-0	R/W-0
	—		—	—		_IM_SW<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented

bit	2-0	ILIM_S	W<2:0>: Sets the I _{LIM} value as follows:
		000 =	0.57A
		001 =	1.00A
		010 =	1.13A
		011 =	1.35A
		100 =	1.68A
		101 =	2.05A
		110 =	2.28A
		111 =	2.85A (3.0A maximum)

Note 1: Unless otherwise indicated, the values specified above are the typical I_{LIM} in the Table 1-2.

10.6 Charge Rationing Threshold Registers

Name	Bits	Address	Cof	Default
Charge Rationing Threshold High Byte	8	1Ah	R/W	FFh
Charge Rationing Threshold Low Byte	8	1Bh	R/W	FFh

The Charge Rationing Threshold registers set the maximum allowed charge that will be delivered to a portable device. Every time the Total Accumulated

Charge registers are updated, the value is checked against this limit. If the value meets or exceeds this limit, the RATION bit is set (see Section 10.4.1 "General Configuration Register") and action taken according to the RATION_BEH<1:0> bits (see Section 10.4.1 "General Configuration Register").

The units are in mAh, with a range from 0 to ~218429. The contents of this register are retained in Sleep.

REGISTER 10-14: CHARGE RATIONING THRESHOLD (ADDRESS 1AH - 1BH)

| R/W-1 |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| CHTHR<15> | CHTHR<14> | CHTHR<13> | CHTHR<12> | CHTHR<11> | CHTHR<10> | CHTHR<9> | CHTHR<8> |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-1 |
| R/W-1
CHTHR<7> | R/W-1
CHTHR<6> | R/W-1
CHTHR<5> | R/W-1
CHTHR<4> | R/W-1
CHTHR<3> | R/W-1
CHTHR<2> | R/W-1
CHTHR<1> | R/W-1
CHTHR<0> |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CHTHR<15:1>: Charge Rationing Threshold

LSB = 3.333 mAh

10.7 Auto-Recovery Configuration Register

Name	Bits	Address	Cof	Default
Auto-Recovery Configuration	8	1Ch	R/W	2Ah

The contents of this register are retained in Sleep.

Unimplemented

bit 7

The Auto-Recovery Configuration register sets the parameters used when the Auto-Recovery fault handling algorithm is invoked (see Section 7.5.1 "Auto-Recovery Fault Handling").

Once the Auto-Recovery fault handling algorithm has checked the overtemperature and back-drive conditions, it will set the I_{LIM} value to I_{TEST} and then turn on the port power switch and start the t_{RST} timer. If, after the timer has expired, the V_{BUS} voltage is less than V_{TEST} , then it is assumed that a short-circuit condition is present and the Error state is reset.

REGISTER 10-15: AUTO-RECOVERY CONFIGURATION REGISTER (ADDRESS 1CH)

U-x	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0
—	TCYCLE<2:0>		TRST_S	SW<1:0>	VTST_S	SW<1:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	F
bit 6-4	TCYCLE<2:0>: Defines the delay (t _{CYCLE}) after the Error state is entered before the Auto-recovery fault handling algorithm is started as shown below.
	000 = 15 ms
	001 = 20 ms
	010 = 25 ms
	011 = 30 ms
	101 = 40 ms
	110 = 45 ms
	111 = 50 ms
bit 3-2	TRST_SW<1:0>: Sets the t _{RST} time as shown as shown below.
	00 = 10 ms
	01 = 15 ms
	10 = 20 ms
	11 = 25 ms
bit 1-0	VTST_SW<1:0>: Sets the V _{TEST} value as shown below.
	00 = 250 mV
	01 = 500 mV
	10 = 750 mV
	11 = 1000 mV

10.8 IBUS_CHG Configuration Register

Name	Bits	Address	Cof	Default
IBUS_CHG	8	1Eh	R/W	0Fh
Configuration				

The IBUS_CHG Configuration register sets the I_{BUS_CHG} current value. If current greater than I_{BUS_CHG} is detected flowing out of V_{BUS} , emulation is successful. The bit weights are in mA, and the range is from 11.72 mA to 175.8 mA.

The contents of this register are not retained in Sleep.

REGISTER 10-16: IBUS_CHG CONFIGURATION REGISTER (ADDRESS 1EH)

U-x	U-x	U-x	U-x	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	ICHG<3>	ICHG<2>	ICHG<1>	ICHG<0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Unimplemented

bit 3-0 ICHG<3:0>

1 LSB = 11.72 mA

10.9 TDET_CHARGE Configuration Register

Name	Bits	Address	Cof	Default
TDET_CHARGE Configuration	8	1Fh	R/W	03h

The TDET_CHARGE Configuration register controls the t_{DC_TEMP} and t_{DET_CHARGE} timing. The t_{DC_TEMP} timer is started whenever the temperature exceeds T_{REG}. This timer is meant to give the system time to cool at the lower I_{LIM} setting before changing I_{LIM} again. The t_{DET_CHARGE} timer is started whenever the V_{BUS} voltage is discharged and the bypass switch is re-activated. This timer is meant to be a delay to allow the V_{BUS} capacitor to charge before detecting an Attach Detection event.

If t_{DET_CHARGE} time is increased greater than 800 ms, larger bus capacitors can be accommodated; however, with a portable device present and PWR_EN disabled, a Removal Detection event and then another Attach Detection event will occur.

The contents of this register are retained in Sleep.

REGISTER 10-17: TDET_CHARGE CONFIGURATION REGISTER (ADDRESS 1FH)

	U-x	U-x	R/W-0		R/W-0	R/W-0	R/W-1	R/W-1
—	_	_	DC_TI	EMP_SE	T<1:0>	DET_	CHARGE_SET	<2:0>
oit 7						•		bit (
Legend:								
R = Readabl	le bit	W = Writat	ole bit	U	= Unimpleme	ented bit		
n = Value at	POR	1' = Bit is	set	'0'	= Bit is clear	ed	x = Bit is unki	nown
bit 7-5	Unimplemented							
oit 4-3	DC_TEMP_SET	<1:0>: Det	ermines the t _{DC}	C_TEMP t	me as show	n below.		
	00 = 200 ms							
	01 = 400 ms							
	10 = 800 ms 11 = 1600 ms							
oit 2-0		SET - 2.05	Dotorminos th	o t	timo		.,	
Dit 2-0	DET_CHARGE_ 000 = 200 ms	3E1<2:0>	Determines th	e (DET_C	HARGE UME	as shown below	v.	
	000 = 200 ms 001 = 400 ms							
	010 = 600 ms							
	011 = 800 ms							
	100 = 1000 ms							
	100 = 1000 ms							
	100 = 1000 ms 101 = 1200 ms							
	101 = 1200 ms 110 = 1400 ms							
	101 = 1200 ms							
0.10 Pre	101 = 1200 ms 110 = 1400 ms 111 = 2000 ms	ation En	able					
	101 = 1200 ms 110 = 1400 ms	ation En	able					
Re	101 = 1200 ms 110 = 1400 ms 111 = 2000 ms	ation En Bits	able Address	Cof	Default			
Re	101 = 1200 ms 110 = 1400 ms 111 = 2000 ms eloaded Emula gisters Name		Address	Cof R/W	Default 16h			

The Preloaded Emulation Enable registers enable the charger emulation profiles used by the emulation circuitry.

The contents of these registers are retained in Sleep.

REGISTER 10-18: BCS EMULATION ENABLE REGISTER (ADDRESS 20H)

U-x	U-x	U-x	R/W-1	U-x	R/W-1	R/W-1	R/W-0
—	—	—	DCP_EM_DIS			RESERVED	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Unimplemented
 DCP_EM_DIS: Disables the DCP charger emulation profile in the DCE Cycle. This bit is ignored if the M1, M2 and EM_EN control settings have selected DCP mode (see Table 9-1). 1 = The BC1.2 DCP charger emulation profile is not enabled during the DCE Cycle. 0 = The BC1.2 DCP charger emulation profile is enabled during the Dedicated Charger Emulation Cycle.
Unimplemented
RESERVED: Do not change.

U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	L7EM_DIS	L6EM_DIS	L5EM_DIS	L4EM_DIS	L3EM_DIS	L2EM_DIS	L1EM_DIS
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unk	nown
bit 7	Unimplement	ted					
bit 6	L7EM_DIS: D	isables the Leg	acy 7 charger ei	mulation profile.			
	Ų	, ,	mulation profile				
	•		mulation profile				
bit 5		•	acy 6 charger er	•			
	0	, ,	mulation profile mulation profile				
bit 4	•		acy 5 charger er				
		•	mulation profile	•			
			mulation profile				
bit 3	L4EM_DIS: D	isables the Leg	acy 4 charger ei	mulation profile.			
			mulation profile				
	0 = The Leg	acy 4 charger e	mulation profile	is enabled.			
oit 2		•	acy 3 charger ei				
			mulation profile				
	•		mulation profile				
bit 1		-	acy 2 charger er	-			
			mulation profile mulation profile				
bit 0	•		acy 1 charger er				
		-	mulation profile	-			
		se, i churger c					

REGISTER 10-19: LEGACY EMULATION ENABLE REGISTER (ADDRESS 21H)

10.11 Preloaded Emulation Timeout Configuration Registers

Name	Bits	Address	Cof	Default
BCS Emulation Timeout Config	8	22h	R/W	10h
Legacy Emulation Timeout Config 1	8	23h	R/W	6Ch
Legacy Emulation Timeout Config 2	8	24h	R/W	01h

The Preloaded Emulation Timeout Configuration registers control the $t_{EM_TIMEOUT}$ setting that is applied whenever the indicated preloaded charger emulation profile is applied during the DCE Cycle. These settings are not used if the EM_TO_DIS bit is set.

The contents of this registers are retained in Sleep.

REGISTER 10-20: BCS EMULATION TIMEOUT CONFIG REGISTER (ADDRESS 22H)

U-x	U-x	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DCP_EM	L_TO<1:0>		RESERVED		
bit 7 bit							
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			known

bit 7-6 Unimplemented

bit 5-4 **DCP_EM_TO<1:0>:** Defines the t_{EM_TIMEOUT} setting, as shown below. Is applied when the BC1.2 DCP charger emulation profile is used during the DCE Cycle.

- 00 = 0.8s
 - 01 = 1.6s
- 10 = 6.4s
- 00 = 12.8s

bit 3-0 **RESERVED:** Do not change.

REGISTER 10-21: LEGACY EMULATION TIMEOUT CONFIG 1 REGISTER (ADDRESS 23H)

R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
L1EM_1	L1EM_TO<1:0> L2EM_TO<1:0>		L3EM_1	0<1:0>	L4EM_	ГО<1:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 L1EM_TO<1:0>: Defines the t_{EM_TIMEOUT} setting, as shown below. Is applied when the Legacy 1 charger emulation profile is used during the DCE Cycle.

	00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s
bit 5-4	L2EM_TO<1:0>: Defines the $t_{EM_TIMEOUT}$ setting, as shown below. Is applied when the Legacy 2 charger emulation profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s
bit 3-2	L3EM_TO<1:0>: Defines the $t_{EM_TIMEOUT}$ setting, as shown below. Is applied when the Legacy 3 charger emulation profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s
bit 1-0	L4EM_TO<1:0>: Defines the $t_{EM_TIMEOUT}$ setting, as shown below. Is applied when the Legacy 4 charger emulation profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s 10 = 6.4s

11 = **12.8**s

11.4		DAAL O	R/W-0	DAVA	DAMO	DAMO	
U-x	U-x	R/W-0		R/W-0	R/W-0	R/W-0	R/W-1
—	—	L5EM_	TO<1:0>	L6EM_	TO<1:0>	L7EM_	TO<1:0>
bit 7							bit (
Legend:							
R = Reada	able bit	W = Writable k	bit	U = Unimplem	ented bit		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unl	known
bit 7-6	Unimplemented	l					
bit 5-4	L5EM_TO<1:0>: profile is used du 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s			as shown below. I	s applied when th	ie Legacy 5 cha	irger emulatio
bit 3-2	L6EM_TOV<1:0>: Defines the t _{EM_TIMEOUT} setting, as shown below. Is applied when the Legacy 6 charge emulation profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s						
bit 1-0	L7EM_TO<1:0>: Defines the t _{EM_TIMEOUT} setting, as shown below. Is applied when the Legacy 7 charger emula profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s				arger emulatio		

REGISTER 10-22: LEGACY EMULATION TIMEOUT CONFIG 2 REGISTER (ADDRESS 24H)

10.12 Preloaded Emulation Configuration Registers

Name	Bits	Address	Cof	Default
Applied Charger Emulation	8	30h	R	00h
Preloaded Emulation Stimulus 1 - Config 1	8	31h	R	00h
Preloaded Emulation Stimulus 1 - Config 2	8	32h	R	26h
Preloaded Emulation Stimulus 1 - Config 3	8	33h	R	00h
Preloaded Emulation Stimulus 1 - Config 4	8	34h	R	02h
Preloaded Emulation Stimulus 2 - Config 1	8	35h	R	00h
Preloaded Emulation Stimulus 2 - Config 2	8	36h	R	09h
Preloaded Emulation Stimulus 2 - Config 3	8	37h	R	00h
Preloaded Emulation Stimulus 2 - Config 4	8	38h	R	04h
Preloaded Emulation Stimulus 3 - Config 1	8	39h	R	00h
Preloaded Emulation Stimulus 3 - Config 2	8	3Ah	R	00h
Preloaded Emulation Stimulus 3 - Config 3	8	3Bh	R	00h

The Preloaded Emulation Configuration registers store the settings loaded from internal memory as required for the preloaded charger emulation profile that is actively being applied. These registers are read only.

The Legacy charger emulation profiles, the BC1.2 SDP, and the BC1.2 DCP charger emulation profile do not use the Stimulus 3 Configuration registers (39h - 3Bh). Whenever these charger emulation profiles are applied, registers 39h - 3Bh will not be updated and their contents should be ignored.

Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and BC1.2 DCP charger emulation profiles.

The contents of registers 31h, 35 and 39h are not retained in Sleep. They are updated as needed.

The contents of registers 32h, 33h, 34h, 36h, 37h, 38h, 3Ah, 3Bh, 40h are retained in Sleep.

10.12.1 APPLIED CHARGER EMULATION REGISTER

The contents of this register are not retained in Sleep. The contents are updated as the charger emulation profile being applied changes.

REGISTER 10-23: APPLIED CHARGER EMULATION REGISTER (ADDRESS 30H)

U-x	U-x	U-x	R-0	R-0	R-0	R-0
—	_	—		PRE_EM_	SEL<3:0>	
	·					bit 0
e bit	W = Writable	bit	U = Unimplemen	ted bit		
POR	'1' = Bit is set		'0' = Bit is cleared	d	x = Bit is un	known
PRE_EM_S	EL<3:0>: Indicat	es which of the	charger emulatio	n profiles is	s being activel	y applied, as
0000 = Da 0001 = BC 0010 = BC	ta Pass-through 1.2 CDP 1.2 DCP	or BC1.2 SDP				
	e bit POR Unimplemen PRE_EM_SI shown below 0000 = Da 0001 = BC 0010 = BC	- - e bit W = Writable POR '1' = Bit is set Unimplemented PRE_EM_SEL<3:0>: Indicat shown below. 0000 = Data Pass-through 0001 = BC1.2 CDP 0010 = BC1.2 DCP	— — — e bit W = Writable bit POR '1' = Bit is set Unimplemented PRE_EM_SEL<3:0>: Indicates which of the shown below. 0000 = Data Pass-through or BC1.2 SDP 0001 = BC1.2 CDP 0010 = BC1.2 DCP	— — — e bit W = Writable bit U = Unimplement POR '1' = Bit is set '0' = Bit is cleared Unimplemented PRE_EM_SEL<3:0>: Indicates which of the charger emulatio shown below. 0000 = Data Pass-through or BC1.2 SDP 0001 = BC1.2 CDP 0010 = BC1.2 DCP		— — — PRE_EM_SEL<3:0> PRE_EM_SEL<3:0> U = Unimplemented bit POR '1' = Bit is set '0' = Bit is cleared x = Bit is un Unimplemented PRE_EM_SEL<3:0>: Indicates which of the charger emulation profiles is being activel shown below. 0000 = Data Pass-through or BC1.2 SDP 0001 = BC1.2 CDP 0010 = BC1.2 DCP

00	
0000 =	Data Pass-through or BC1.2 SDP
0001 =	BC1.2 CDP
0010 =	BC1.2 DCP
0011 =	Legacy 1
0100 =	Legacy 2
0101 =	Legacy 3
0110 =	Legacy 4
0111 =	Legacy 5
1000 =	Legacy 6
1001 =	Legacy 7
1010 =	Custom Profile
All others	a = Not used

REGISTER 10-24: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 1 REGISTER (ADDRESS 31H)

U-x	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—	S1_TD_TYPE	S1_TD<2:0>				STIM1<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented

bit 6 S1_TD_TYPE: Determines the behavior of the stimulus timer.

> 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is applied immediately and held for the duration of the timer then removed (if the stimulus has been removed).

> 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

bit 5-3

S1_TD<2:0>: Determines the stimulus 1 t_{STIM DEL} value as shown below.

- $000 = 0 \, \text{ms}$ 001 = 1 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms
- 101 = 40 ms
- 110 = 80 ms
- 111 =100 ms

REGISTER 10-24: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 1 REGISTER (ADDRESS 31H) (CONTINUED)

- bit 2-0 **STIM1<2:0>:** Determines the Stimulus 1 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV and only applies to the D_{POUT} pin. This setting cannot be used for the D_{MOUT} port.
 - 000 = V_{BUS} voltage ready to be applied before port power switch is closed. Next stimulus will not wait for this to be removed.
 - $001 = D_{POUT}$ voltage is higher than the threshold (S1_TH).
 - 010 = Window comparator. D_{POUT} voltage is lower than the threshold (S1_TH) and D_{POUT} voltage higher than the fixed threshold.
 - $011 = D_{MOUT}$ voltage is higher than the threshold (S1_TH).
 - 100 = Do not use.
 - 101 = Do not use.
 - $110 = D_{POUT}$ voltage is higher than the threshold (S1_TH).
 - 111 = V_{BUS} voltage is present after port power switch is closed. Next stimulus will not wait for this to be removed.

REGISTER 10-25: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 32H)

R-0	R-0	R-1	R-0	R-0	R-1	R-1	R-0
S1_R1MAG<3:0>			S1_R1<3:0>				
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 **S1_R1MAG<3:0>:**Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as 'do not use' will not be accepted. The data will not be updated and the settings will remain set at the previous value.

 For S1_R1 settings 0000 - 0011, the response is a voltage applied on D_{POUT}/D_{MOUT} pins. The S1_R1MAG bits specify the voltage relative to ground:

_	•	, 0		0			
0000 =	= Pull Down		0110 =	600 mV	1100	=	1800 mV
0001 =	= 400 mV		0111 =	700 mV	1101	=	2000 mV
0010 =	= 400 mV		1000 =	800 mV	1110	=	2200 mV
0011 =	= 400 mV		1001 =	900 mV	1111	=	Do not use
0100 =	= 400 mV		1010 =	1400 mV			
0101 =	= 500 mV		1011 =	1600 mV			
For S1_	R1 settings	0100, 0111, 11	LO1 - 111	1, the response is a re	esistor connected	d or	n D _{POUT} /D _{MO}

 For S1_R1 settings 0100, 0111, 1101 - 1111, the response is a resistor connected on D_{POUT}/D_{MOUT} to GND or V_{BUS}. The S1_R1MAG bits specify the resistor value:

$0000 = 1.8 \mathrm{k}\Omega$	0110 = 40 k Ω	1100 = 100 k Ω
$0001 = 10 k\Omega$	0111 = 43 k Ω	1101 = 120 kΩ
$0010 = 15 k\Omega$	$1000 = 50 \text{ k}\Omega$	1110 = 150 kΩ
0011 = 20 k Ω	1001 = $60 \text{ k}\Omega$	1111 = Do not use
0100 = $25 k\Omega$	1010 = 75 k Ω	
0101 = $30 \text{ k}\Omega$	1011 = 80 k Ω	
For S1 R1 settings 0110	. 1001, 1100, the response is a voltage	divider applied from VBUS to GND

 For S1_R1 settings 0110, 1001, 1100, the response is a voltage divider applied from V_{BUS} to GND with "center" at D_{POUT}/D_{MOUT}. The S1_R1MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

$0000 = 93 \mathrm{k}\Omega$	0110 = 200 k Ω	1100 = 200 k Ω
$0001 = 100 k\Omega$	0111 = 200 k Ω	1101 = 200 k Ω
0010 = $125 k\Omega$	1000 = 93 k Ω	1110 = 200 k Ω
$0011 = 150 k\Omega$	$1001 = 100 \text{ k}\Omega$	1111 = Do not use
0100 = 200 k Ω	$1010 = 125 \text{ k}\Omega$	
0101 = 200 k Ω	1011 = 150 k Ω	

REGISTER 10-25: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 32H) (CONTINUED)

- 0000 = Remove previous response on D_{POUT} and D_{MOUT}
- 0001 = Apply voltage on D_{POUT} (Note 1).
- 0010 = Apply voltage on D_{MOUT} (Note 2).
- 0011 = Apply voltage on D_{POUT} and D_{MOUT} .
- 0100 = Connect resistor from D_{POUT} to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from V_{BUS} to GND with "center" at D_{POUT} (Note 1).
- 0111 = Connect resistor form D_{MOUT} to GND (Note 2).
- 1000 = Do not use.
- 1001 = Connect voltage divider from V_{BUS} to GND with "center" at D_{MOUT} (Note 2).
- 1010 = Connect \leq 200 Ω resistor from D_{POUT} to D_{MOUT}.
- 1011 = Do not use.
- 1100 = Connect voltage divider from V_{BUS} to GND with 'center' at D_{POUT} and D_{MOUT} .
- 1101 = Connect resistor from D_{POUT} to GND and D_{MOUT} to GND.
- 1110 = If STIM1 = 000, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are not removed. If STIM1 = 111, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are removed. For all other STIM1 settings, whatever was applied is not changed.
- 1111 = Same as 1110 case above.
- **Note 1:** If STIM1<2:0> = 000b and no other response was applied to the D_{POUT} pin, the 15 k Ω pull-down resistor applied to the D_{POUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{POUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.
 - 2: If STIM1<2:0> = 000b and no other response was applied to the D_{MOUT} pin, the 15 k Ω pull-down resistor applied to the D_{MOUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{MOUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.

REGISTER 10-26: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 33H)(Note 1)

U-x	U-x	R-0	R-0	R-0	R-0	R-0	R-0
	—	S1_PUPD<1:0>			S1_TH⊲	<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented

- bit 5-4 **S1_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D_{POUT} and D_{MOUT} pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is given below.
 - $00 = 10 \,\mu A$
 - $01 = 50 \mu A$
 - $10 = 100 \,\mu\text{A}$
 - $11 = 150 \mu A$

REGISTER 10-26: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 33H)(Note 1) (CONTINUED)

bit 3-0 **S1_TH<3:0>:** Defines the threshold value, as shown below for the specified stimulus. If the stimulus is V_{BUS} voltage is ready to be applied or applied (i.e., STIM1<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV 0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0101 = 500 mV 0101 = 500 mV 0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1010 = 1400 mV 1011 = 1600 mV 1100 = 1800 mV 1101 = 2000 mV

- 1111 = Do not use.
- **Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

REGISTER 10-27: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 4 REGISTER (ADDRESS 34H)(Note 1)

U-x	U-x	U-x	U-x	U-x	R-0	R-1	R-0
—	—	—	—	—	S	1_RATIO<2:0>	`
bit 7				•			bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	ented bit			

'0' = Bit is cleared

bit 7-3 Unimplemented

-n = Value at POR

- bit 2-0 **S1_RATIO<2:0>:** Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., S1_R1<3:0> = 0110b, 1001b, or 1100b).
 - 000 = 0.25001 = 0.33010 = 0.4
 - 010 = 0.4011 = 0.5
 - 100 = 0.54
 - 100 = 0.5101 = 0.6
 - 101 = 0.00110 = 0.66
 - 111 = Do not use.

'1' = Bit is set

Note 1: The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

x = Bit is unknown

REGISTER 10-28: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 1 REGISTER (ADDRESS 35H)

U-x	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—	S2_TD_TYPE		S2_TD<2:0>	>		STIM2<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	ented bit			
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is clea	red	x = Bit is unkno	wn

bit 7 Unimplemented

bit 6 **S2_TD_TYPE:** Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is applied immediately and held for the duration of the timer, then removed (if the stimulus has been removed).
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

bit 5-3 **S2_TD<2:0>:** Determines the Stimulus 2 t_{STIM_DEL} value as shown below:

<2.0>. D
0 ms
1 ms
5 ms
10 ms
20 ms
40 ms
80 ms
100 ms
<2:0>: D

- bit 2-0 **STIM2<2:0>:** Determines the Stimulus 2 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV and only applies to the D_{POUT} pin. This setting cannot be used for the DM_{OUT} port.
 - 000 = V_{BUS} voltage ready to be applied before port power switch is closed. Next stimulus will not wait for this to be removed.
 - $001 = D_{POUT}$ voltage is greater than the threshold (S2_TH).
 - 010 = Window comparator. D_{POUT} voltage is lower than the threshold (S2_TH) and D_{POUT} voltage greater than the fixed threshold.
 - $011 = D_{MOUT}$ voltage is greater than the threshold (S2_TH).
 - 100 = **Do not use**.
 - 101 = Do not use.
 - $110 = D_{POUT}$ voltage is greater than the threshold (S2_TH).
 - 111 = Voltage is present after the port power switch is closed. Next stimulus will not wait for this to be removed.

REGISTER 10-29: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 36H)

R-0	R-0	R-0	R-0	R-1	R-0	R-0	R-1
	S2_R2	MAG<3:0>			S2_R	2<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit		
-n = Value at POI	R	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unk	nown

- bit 7-4 **S2_R2MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as "Do not use" will not be accepted. The data will not be updated and the settings will remain set at the previous value.
 - For S2_R2 settings 0000 0011, the response is a voltage applied on D_{POUT}/D_{MOUT} pins. The S2_R2MAG bits specify the voltage relative to ground:

0000 = Pull Down	0110 = 600 mV	1100 = 1800 mV
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = 1400 mV	
0101 = 500 mV	1011 = 1600 mV	

• For S2_R2 settings 0100, 0111, 1101 - 1111, the response is a resistor connected on D_{POUT}/D_{MOUT} to GND or V_{BUS} . The S2_R2MAG bits specify the resistor value:

$0000 = 1.8 \text{ k}\Omega$	0110 = $40 \text{ k}\Omega$	1100 = 100 k Ω
$0001 = 10 \text{ k}\Omega$	0111 = $43 k\Omega$	1101 = 120 k Ω
0010 = $15 k\Omega$	$1000 = 50 \mathrm{k}\Omega$	1110 = 150 k Ω
$0011 = 20 \text{ k}\Omega$	$1001 = 60 k\Omega$	1111 = Do not use
$0100 = 25 \text{ k}\Omega$	$1010 = 75 \mathrm{k}\Omega$	
0101 = 30 k Ω	1011 = 80 kΩ	

 For S2_R2 settings 0110, 1001, 1100, the response is a voltage divider applied from V_{BUS} to GND with "center" at D_{POUT}/D_{MOUT}. The S2_R2MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

0110 = 200 k Ω	$1100 = 200 k\Omega$
0111 = 200 k Ω	1101 = 200 k Ω
$1000 = 93 \mathrm{k}\Omega$	1110 = 200 k Ω
1001 = 100 k Ω	1111 = Do not use
$1010 = 125 k\Omega$	
1011 = 150 k Ω	
	0111 = 200 kΩ 1000 = 93 kΩ 1001 = 100 kΩ 1010 = 125 kΩ

REGISTER 10-29: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 36H) (CONTINUED)

bit 3-0	S2_R2<3:0>: Defines the stimulus response as shown below:

- 0000 = Remove previous response on D_{POUT} and D_{MOUT}
- 0001 = Apply voltage on D_{POUT} (Note 1).
- 0010 = Apply voltage on D_{MOUT} (Note 2).
- 0011 = Apply voltage on D_{POUT} and D_{MOUT} .
- 0100 = Connect resistor from D_{POUT} to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from V_{BUS} to GND with "center" at D_{POUT} (Note 1).
- 0111 = Connect resistor form D_{MOUT} to GND (Note 2).
- 1000 = Do not use.
- 1001 = Connect voltage divider from V_{BUS} to GND with "center" at D_{MOUT} (Note 2).
- 1010 = Connect \leq 200 Ω resistor from D_{POUT} to D_{MOUT}.
- 1011 = Do not use.
- 1100 = Connect voltage divider from V_{BUS} to GND with 'center' at D_{POUT} and D_{MOUT} .
- 1101 = Connect resistor from D_{POUT} to GND and D_{MOUT} to GND.
- 1110 = If STIM2 = 000, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are not removed. If STIM2 = 111, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are removed. For all other STIM2 settings, whatever was applied is not changed.
- 1111 = Same as 1110 case above.
- **Note 1:** If STIM2<2:0> = 000b and no other response was applied to the D_{POUT} pin, the 15 k Ω pull-down resistor applied to the D_{POUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{POUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.
 - 2: If STIM2<2:0> = 000b and no other response was applied to the D_{MOUT} pin, the 15 k Ω pull-down resistor applied to the D_{MOUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{MOUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.

REGISTER 10-30: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 37H)(Note 1)

U-x	U-x	R-0	R-0	R-0	R-0	R-0	R-0
—	—	S2_PU	PD<1:0>		S2_TH∙	<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented

bit 5-4 **S2_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D_{POUT} and D_{MOUT} pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is as follows:

- $00 = 10 \,\mu A$
- $01 = 50 \, \mu A$
- $10 = 100 \ \mu A$
- $11 = 150 \ \mu A$

REGISTER 10-30: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 37H)(Note 1) (CONTINUED)

bit 3-0 **S2_TH<3:0>:** Defines the threshold value, as shown below for the specified stimulus. If the stimulus V_{BUS} voltage is ready to be applied or applied (i.e., STIM2<2:0> = 000b or 111b), the threshold value is ignored. 0000 = 400 mV

0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0111 = 700 mV 0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1010 = 1400 mV 1011 = 1600 mV 1101 = 2000 mV 1110 = 2200 mV

- 1111 = Do not use.
- **Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

REGISTER 10-31: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 4 REGISTER (ADDRESS 38H)(Note 1)

U-x	U-x	U-x	U-x	U-x	R-1	R-0	R-0
—	—	—	—	—	S	2_RATIO<2:0:	>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented

bit 2-0 **S2_RATIO<2:0>:** Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., S2_R2<3:0> = 0110b, 1001b, or 1100b).

000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54101 = 0.6

- 110 = 0.66
- 111 = Do not use.
- **Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

REGISTER 10-32: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 1 REGISTER (ADDRESS 39H)

U-x	R-0	R-0	R-0	R-0	R-0	R-0	R-0
_	S3_TD_TYPE		S3_TD<2:0>			STIM3<2:0>	
bit 7	-						bit 0
Legend:							
R = Readab	le bit	W = Writable	e bit	U = Unimplem	nented bit		
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 7 Unimplemented

bit 5-3

bit 6 S3_TD_TYPE: Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is applied immediately and held for the duration of the timer, then removed (if the stimulus has been removed).
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

S3_TD<2:0>: Determines the Stimulus 3 t_{STIM_DEL} value as shown below:

000 = 0 ms

001 = 1 ms

- 010 = 5 ms
- 011 = 10 ms 100 = 20 ms
- 100 = 20 ms101 = 40 ms
- 101 = 40 ms110 = 80 ms
- 111 = 100 ms
- bit 2-0 STIM3<2:0>: Determines the Stimulus 3 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV and only applies to the D_{POUT} pin. This setting cannot be used for the DM_{OUT} port.
 - 000 = V_{BUS} voltage ready to be applied before port power switch is closed. Next stimulus will not wait for this to be removed.
 - $OO1 = D_{POUT}$ voltage is greater than the threshold (S3_TH).
 - 010 = Window comparator. D_{POUT} voltage is less than the threshold (S3_TH) and D_{POUT} voltage greater than the fixed threshold.
 - $OII = D_{MOUT}$ voltage is greater than the threshold (S3_TH).
 - 100 = Do not use.
 - 101 = Do not use.
 - $110 = D_{POUT}$ voltage is greater than the threshold (S3_TH).
 - 111 = Voltage is present after the port power switch is closed. Next stimulus will not wait for this to be removed.

REGISTER 10-33: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 3AH)

R-0	R-0	R-0	R-0	R-0	R-0	R-0 F	R-0
	S3_R3	MAG<3:0>			S3_R	3<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit		
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unknown	1

- bit 7-4 **S3_R3MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as "Do not use" will not be accepted. The data will not be updated and the settings will remain set at the previous value.
 - For S3_R3 settings 0000 0011, the response is a voltage applied on D_{POUT}/D_{MOUT} pins. The S3_R3MAG bits specify the voltage relative to ground:

0000 = Pull Down	0110 = 600 mV	1100 = 1800 mV
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = 1400 mV	
0101 = 500 mV	1011 = 1600 mV	

• For S3_R3 settings 0100, 0111, 1101 - 1111, the response is a resistor connected on D_{POUT}/D_{MOUT} to GND or V_{BUS} . The S3_R3MAG bits specify the resistor value:

$0000 = 1.8 \mathrm{k}\Omega$	0110 = 40 k Ω	1100 = 100 k Ω
0001 = $10 \text{ k}\Omega$	0111 = $43 \text{ k}\Omega$	1101 = $120 \text{ k}\Omega$
0010 = $15 \text{ k}\Omega$	$1000 = 50 \text{ k}\Omega$	1110 = $150 \text{ k}\Omega$
0011 = 20 k Ω	$1001 = 60 \text{ k}\Omega$	1111 = Do not use
0100 = $25 \text{ k}\Omega$	$1010 = 75 \text{ k}\Omega$	
0101 = $30 \text{ k}\Omega$	$1011 = 80 \text{ k}\Omega$	

 For S3_R3 settings 0110, 1001, 1100, the response is a voltage divider applied from V_{BUS} to GND with "center" at D_{POUT}/D_{MOUT}. The S3_R3MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

$0000 = 93 \mathrm{k}\Omega$	0110 = 200 kΩ	$1100 = 200 k\Omega$
$0001 = 100 k\Omega$	0111 = 200 k Ω	1101 = 200 k Ω
0010 = $125 \text{ k}\Omega$	$1000 = 93 \text{ k}\Omega$	1110 = 200 k Ω
$0011 = 150 k\Omega$	1001 = 100 k Ω	1111 = Do not use
0100 = 200 k Ω	1010 = 125 k Ω	
0101 = 200 k Ω	$1011 = 150 \text{ k}\Omega$	

REGISTER 10-33: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 3AH) (CONTINUED)

bit 3-0 S3_R3<3:0>: Defines the stimulus response as shown belo
--

- 0000 = Remove previous response on D_{POUT} and D_{MOUT}
- 0001 = Apply voltage on D_{POUT} (Note 1).
- 0010 = Apply voltage on D_{MOUT} (Note 2).
- 0011 = Apply voltage on D_{POUT} and D_{MOUT} .
- 0100 = Connect resistor from D_{POUT} to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from V_{BUS} to GND with "center" at D_{POUT} (Note 1).
- 0111 = Connect resistor form D_{MOUT} to GND (Note 2).
- 1000 = Do not use.
- 1001 = Connect voltage divider from V_{BUS} to GND with "center" at D_{MOUT} (Note 2).
- $$\label{eq:connect_star} \begin{split} \text{1010} = \quad & \text{Connect} \leq 200 \Omega \text{ resistor from } D_{POUT} \text{ to } D_{MOUT}. \end{split}$$
- 1011 = Do not use.
- 1100 = Connect voltage divider from V_{BUS} to GND with 'center' at D_{POUT} and D_{MOUT} .
- 1101 = Connect resistor from D_{POUT} to GND and D_{MOUT} to GND.
- 1111 = Same as 1110 case above.
- **Note 1:** If STIM3<2:0> = 000b and no other response was applied to the D_{POUT} pin, the 15 k Ω pull-down resistor applied to the D_{POUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{POUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.
 - 2: If STIM3<2:0> = 000b and no other response was applied to the D_{MOUT} pin, the 15 k Ω pull-down resistor applied to the D_{MOUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{MOUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.

REGISTER 10-34: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 3BH)(Note 1)

U-x	U-x	R-0	R-0	R-0	R-0	R-0	R-0
—	—	S3_PU	PD<1:0>		S3_TH∢	<3:0>	
bit 7		•		·			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented

bit 5-4 **S3_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D_{POUT} and D_{MOUT} pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is as follows:

- $00 = 10 \, \mu A$
- 01 = 50 μA
- 10 = 100 μA 11 = 150 μA

REGISTER 10-34: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 3BH)(Note 1) (CONTINUED)

bit 3-0 **S3_TH<3:0>:** Defines the threshold value, as shown below for the specified stimulus. If the stimulus is V_{BUS} voltage is ready to be applied or applied (i.e., STIM3<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV 0001 = 400 mV 0010 = 400 mV 0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1001 = 1600 mV 1001 = 1800 mV 1100 = 1800 mV 1101 = 2000 mV

- 1111 = Do not use.
- **Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

10.13 Custom Emulation Configuration Registers

Bits	Address	Cof	Default
8	40h	R/W	01h
8	41h	R/W	00h
8	42h	R/W	00h
8	43h	R/W	00h
8	44h	R/W	00h
8	45h	R/W	00h
8	46h	R/W	00h
8	47h	R/W	00h
8	48h	R/W	00h
8	49h	R/W	00h
8	4Ah	R/W	00h
8	4Bh	R/W	00h
8	4Ch	R/W	00h
	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	8 40h 8 41h 8 42h 8 43h 8 43h 8 44h 8 45h 8 46h 8 47h 8 48h 8 49h 8 4Ah 8 4Bh	8 40h R/W 8 41h R/W 8 42h R/W 8 42h R/W 8 43h R/W 8 43h R/W 8 43h R/W 8 44h R/W 8 45h R/W 8 46h R/W 8 47h R/W 8 47h R/W 8 48h R/W 8 48h R/W 8 48h R/W 8 49h R/W 8 4Ah R/W 8 4Ah R/W

The Custom Emulation Configuration registers store the values used by the Custom Charger Emulation circuitry. The Custom Charger Emulation profile is set up as three stimuli and the respective responses.

The contents of registers 40h to 4Ch are retained in Sleep.

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-1
_		CS_TO_DIS	CS_EN	_TO<1:0>	CS_FRST	RESERVED	CSEM_DIS
bit 7							bit
Logondu							
Legend: R = Read	lahla hit	W = Writable bit		U = Unimple	mented hit		
-n = Value		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkr	nown
bit 7-6	Unimplem	ented					
bit 5	applied dur 1 = The E during will be regard device this be 0 = The E	S: Disables the Em ing the DCE Cycle. I Emulation Timeout til g the DCE Cycle. Wh e constantly monitor dless of the reason, t e does not draw mor it is cleared. Emulation Timeout til g the DCE Cycle and	f the EM_T(mer is disal en the Cust ing the I _{BU} then the Cu re than I _{BUS} mer is enal	D_DIS is set, the bled when the om charger emines current. Whe stom Charger E _CHG current, the bled when the	is bit will have r Custom charge ulation profile is n the I _{BUS} curr Emulation profile hen the UCS81 Custom charge	no effect (Note er emulation pro being applied, t ent is greater the will accepted. 003 will continu	1). file is applie he UCS8100 nan I _{BUS_CH} If the portabl e waiting uni
bit 4-3		D<1:0>: Determines mulation profile is use			shown below. Is	used when the	Custom char
bit 2	1 = The C	Disables the Custon Custom charger emul Custom charger emul	ation profile	is the first of th	ne profiles applie	Ų	
bit 1	RESERVE	D: Do not change. Th	his bit will re	ad '0' and shou	uld not be writte	n to a logic '1'.	
bit 0	1 = The C	: Determines whether Custom charger emul ustom charger emula	ation profile	is not enabled		ed first or last in t	he DCE Cycle
Note 1:		_DIS bit is set and the not detected. To avoid					

REGISTER 10-35: CUSTOM EMULATION CONFIGURATION REGISTER (ADDRESS 40H)

REGISTER 10-36: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 1 REGISTER (ADDRESS 41H)

Logondy							
bit 7							bit 0
_	CS_S1TYPE		CS_S1_TD<2:0	>	CS	S_STIM1<2:0	>
U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W0	R/W0	R/W0

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented

bit 6 **CS_S1TYPE:** Determines the behavior of the stimulus timer.

1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is applied immediately and held for the duration of the timer then removed (if the stimulus has been removed).

0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

bit 5-3 **CS_S1_TD<2:0>:** Determines the stimulus 1 t_{STIM DEL} value as shown below.

- 000 = 0 ms 001 = 1 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms
- 100 = 20 ms
- 101 = 40 ms
- 110 = 80 ms
- 111 **=100 ms**
- bit 2-0 **CS_STIM1<2:0>:** Determines the Stimulus 1 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV and only applies to the D_{POUT} pin. This setting cannot be used for the D_{MOUT} port.
 - 000 = V_{BUS} voltage ready to be applied before port power switch is closed. Next stimulus will not wait for this to be removed.
 - $001 = D_{POUT}$ voltage is greater than the threshold (CS_S1_TH).
 - 010 = Window comparator. D_{POUT} voltage is lower than the threshold (CS_S1_TH) and D_{POUT} voltage greater than the fixed threshold.
 - $OII = D_{MOUT}$ voltage is greater than the threshold (CS_S1_TH).
 - 100 = Do not use.
 - 101 = Do not use.
 - 110 = D_{POUT} voltage is greater than the threshold (CS_S1_TH).
 - 111 = V_{BUS} voltage is present after port power switch is closed. Next stimulus will not wait for this to be removed.

REGISTER 10-37: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 42H)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CS_S1_R1MAG<3:0>				CS_S1_R1<3:0>					
bit 7							bit 0		
-									
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			known		

- bit 7-4 **CS_S1_R1MAG<3:0>:**Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as 'Do not use' will not be accepted. The data will not be updated and the settings will remain set at the previous value.
 - For CS_S1_R1 settings 0000 0011, the response is a voltage applied on D_{POUT}/D_{MOUT} pins. The CS_S1_R1MAG bits specify the voltage relative to ground:

0000 = Pull Down	0110 = 600 mV	1100 = 1800 mV
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = 1400 mV	
0101 = 500 mV	1011 = 1600 mV	

• For CS_S1_R1 settings 0100, 0111, 1101 - 1111, the response is a resistor connected on D_{POUT}/D_{MOUT} to GND or V_{BUS}. The CS_S1_R1MAG bits specify the resistor value:

$0000 = 1.8 \mathrm{k}\Omega$	0110 = 40 k Ω	1100 = 100 k Ω
$0001 = 10 \text{ k}\Omega$	0111 = $43 \text{ k}\Omega$	1101 = 120 kΩ
0010 = $15 k\Omega$	1000 = 50 k Ω	1110 = 150 k Ω
$0011 = 20 k\Omega$	1001 = $60 \text{ k}\Omega$	1111 = Do not use
0100 = $25 \text{ k}\Omega$	1010 = 75 kΩ	
0101 = 30 k Ω	$1011 = 80 \text{ k}\Omega$	

For CS_S1_R1 settings 0110, 1001, 1100, the response is a voltage divider applied from V_{BUS} to GND with "center" at D_{POUT}/D_{MOUT}. The CS_S1_R1MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

$0000 = 93 \mathrm{k}\Omega$	0110 = 200 kΩ	$1100 = 200 k\Omega$
$0001 = 100 k\Omega$	0111 = 200 kΩ	1101 = 200 k Ω
0010 = $125 \text{ k}\Omega$	1000 = 93 k Ω	1110 = 200 k Ω
$0011 = 150 \text{ k}\Omega$	1001 = 100 k Ω	1111 = Do not use
0100 = 200 k Ω	1010 = 125 kΩ	
0101 = 200 k Ω	1011 = 150 kΩ	

REGISTER 10-37: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 42H) (CONTINUED)

bit 3-0 **CS_S1_R1<3:0>:** Defines the stimulus response as shown below:

- 0000 = Remove previous response on D_{POUT} and D_{MOUT}.
- 0001 = Apply voltage on D_{POUT} (Note 1).
- 0010 = Apply voltage on D_{MOUT} (Note 2).
- 0011 = Apply voltage on D_{POUT} and D_{MOUT} .
- 0100 = Connect resistor from D_{POUT} to GND (Note 1).
- 0101 = Do not use.
- 0110 = Connect voltage divider from V_{BUS} to GND with "center" at D_{POUT} (Note 1).
- 0111 = Connect resistor form D_{MOUT} to GND (Note 2).
- 1000 = **Do not use**.
- 1001 = Connect voltage divider from V_{BUS} to GND with "center" at D_{MOUT} (Note 2).
- 1010 = Connect \leq 200 Ω resistor from D_{POUT} to D_{MOUT}.
- 1011 = Do not use.
- 1100 = Connect voltage divider from V_{BUS} to GND with 'center' at D_{POUT} and D_{MOUT} .
- 1101 = Connect resistor from D_{POUT} to GND and D_{MOUT} to GND.
- 1110 = If CS_STIM1 = 000, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are not removed. If CS_STIM1 = 111, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are removed. For all other CS_STIM1 settings, whatever was applied is not changed.
- 1111 = Same as 1110 case above.
- **Note 1:** If CS_STIM1<2:0> = 000b and no other response was applied to the D_{POUT} pin, the 15 k Ω pull-down resistor applied to the D_{POUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{POUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.
 - 2: If CS_STIM1<2:0> = 000b and no other response was applied to the D_{MOUT} pin, the 15 k Ω pull-down resistor applied to the D_{MOUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{MOUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.

REGISTER 10-38: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 43H)(Note 1)

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	CS_S1_P	PUPD<1:0>	CS_S1_TH<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented

bit 5-4 **CS_S1_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D_{POUT} and D_{MOUT} pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is given below.

- $00 = 10 \,\mu A$
- $01 = 50 \,\mu A$
- $10 = 100 \,\mu\text{A}$
- 11 = 150 µA

REGISTER 10-38: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 43H)(Note 1) (CONTINUED)

bit 3-0

CS_S1_TH<3:0>: Defines the threshold value, as shown below for the specified stimulus. If the stimulus is V_{BUS} voltage is ready to be applied or applied (i.e., CS_STIM1<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV0001 = 400 mV0010 = 400 mV0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0110 = 600 mV0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1010 = 1400 mV 1011 = 1600 mV 1100 = 1800 mV 1101 = 2000 mV1110 = 2200 mV 1111 = Do not use.

Note 1: The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

REGISTER 10-39: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 4 REGISTER (ADDRESS 44H)(Note 1)

U-x	U-x	U-x	U-x	U-x	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CS_	S1_RATIO<2	:0>
bit 7							bit 0
l egend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented

bit 2-0 **CS_S1_RATIO<2:0>:** Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., CS_S1_R1<3:0> = 0110b, 1001b, or 1100b). 000 = 0.25 001 = 0.33 010 = 0.4

010 = 0.4011 = 0.5

- 100 = 0.54
- 101 = 0.6
- 110 = **0.66**
- 111 = Do not use.
- **Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

REGISTER 10-40: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 1 REGISTER (ADDRESS 45H)

		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CS_S2TYPE	(CS_S2_TD<2:0:	>	CS	6_STIM2<2:0>	>
						bit 0
(CS_S2TYPE	CS_S2TYPE	CS_S2TYPE CS_S2_TD<2:0	CS_S2TYPE CS_S2_TD<2:0>	CS_S2TYPE CS_S2_TD<2:0> CS	CS_S2TYPE CS_S2_TD<2:0> CS_STIM2<2:0:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented

bit 5-3

bit 6 **CS_S2TYPE:** Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is applied immediately and held for the duration of the timer, then removed (if the stimulus has been removed).
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

CS_S2_TD<2:0>: Determines the Stimulus 2 t_{STIM DEL} value as shown below:

000 = 0 ms001 = 1 ms

- 001 = 1 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms 101 = 40 ms 110 = 80 ms 111 = 100 ms
- bit 2-0 **CS_STIM2<2:0>:** Determines the Stimulus 2 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV and only applies to the D_{POUT} pin. This setting cannot be used for the DM_{OUT} port.
 - $000 = V_{BUS}$ voltage ready to be applied before port power switch is closed. Next stimulus will not wait for this to be removed.
 - $001 = D_{POUT}$ voltage is greater than the threshold (CS_S2_TH).
 - 010 = Window comparator. D_{POUT} voltage is less than the threshold (S1_TH) and D_{POUT} voltage greater than the fixed threshold.
 - $011 = D_{MOUT}$ voltage is greater than the threshold (CS_S2_TH).
 - 100 = Do not use.
 - 101 = Do not use.
 - $110 = D_{POUT}$ voltage is greater than the threshold (CS_S2_TH).
 - 111 = Voltage is present after the port power switch is closed. Next stimulus will not wait for this to be removed.

REGISTER 10-41: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 46H)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CS_S2_R2MAG<3:0>				CS_S2_R2<3:0>					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			known		

- bit 7-4 **CS_S2_R2MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as "Do not use" will not be accepted. The data will not be updated and the settings will remain set at the previous value.
 - For CS_S2_R2 settings 0000 0011, the response is a voltage applied on D_{POUT}/D_{MOUT} pins. The CS_S2_R2MAG bits specify the voltage relative to ground:

0000 = Pull Down	0110 = 600 mV	1100 = 1800 mV
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = 1400 mV	
0101 = 500 mV	1011 = 1600 mV	

• For CS_S2_R2 settings 0100, 0111, 1101 - 1111, the response is a resistor connected on D_{POUT}/D_{MOUT} to GND or V_{BUS}. The CS_S2_R2MAG bits specify the resistor value:

0000	= 1.8 kΩ	0110 = 40 k Ω	1100	= 100 kΩ
0001	= 10 kΩ	0111 = 43 k Ω	1101	= 120 kΩ
0010	= 15 kΩ	$1000 = 50 \text{ k}\Omega$	1110	= 150 kΩ
0011	= 20 kΩ	$1001 = 60 \text{ k}\Omega$	1111	= Do not use
0100	= 25 kΩ	1010 = 75 k Ω		
0101	= 30 kΩ	1011 = 80 k Ω		

For CS_S2_R2 settings 0110, 1001, 1100, the response is a voltage divider applied from V_{BUS} to GND with "center" at D_{POUT}/D_{MOUT}. The CS_S2_R2MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

$0000 = 93 \mathrm{k}\Omega$	0110 = 200 k Ω	1100 = 200 k Ω
$0001 = 100 k\Omega$	0111 = 200 k Ω	1101 = 200 kΩ
0010 = $125 \text{ k}\Omega$	1000 = 93 k Ω	1110 = 200 kΩ
0011 = 150 k Ω	$1001 = 100 k\Omega$	1111 = Do not use
0100 = 200 k Ω	1010 = 125 kΩ	
0101 = 200 k Ω	$1011 = 150 k\Omega$	

REGISTER 10-41: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 46H) (CONTINUED)

- bit 3-0 **CS_S2_R2<3:0>:** Defines the stimulus response as shown below:
 - 0000 = Remove previous response on D_{POUT} and D_{MOUT}
 - 0001 = Apply voltage on D_{POUT} (Note 1).
 - 0010 = Apply voltage on D_{MOUT} (Note 2).
 - 0011 = Apply voltage on D_{POUT} and D_{MOUT} .
 - 0100 = Connect resistor from D_{POUT} to GND (Note 1).
 - 0101 = Do not use.
 - 0110 = Connect voltage divider from V_{BUS} to GND with "center" at D_{POUT} (Note 1).
 - 0111 = Connect resistor form D_{MOUT} to GND (Note 2).
 - 1000 = **Do not use**.
 - 1001 = Connect voltage divider from V_{BUS} to GND with "center" at D_{MOUT} (Note 2).
 - $\label{eq:connect} \texttt{1010} = \quad \text{Connect} \leq \texttt{200} \Omega \text{ resistor from } D_{\text{POUT}} \text{ to } D_{\text{MOUT}}.$
 - 1011 = Do not use.
 - 1100 = Connect voltage divider from V_{BUS} to GND with 'center' at D_{POUT} and D_{MOUT} .
 - 1101 = Connect resistor from D_{POUT} to GND and D_{MOUT} to GND.
 - 1110 = If CS_STIM2 = 000, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are not removed. If CS_STIM2 = 111, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are removed. For all other CS_STIM2 settings, whatever was applied is not changed.
 - 1111 = Same as 1110 case above.
- **Note 1:** If CS_STIM2<2:0> = 000b and no other response was applied to the D_{POUT} pin, the 15 k Ω pull-down resistor applied to the D_{POUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{POUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.
 - 2: If CS_STIM2<2:0> = 000b and no other response was applied to the D_{MOUT} pin, the 15 k Ω pull-down resistor applied to the D_{MOUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{MOUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.

REGISTER 10-42: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 47H)(Note 1)

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CS_S2_PUPD<1:0>		CS_S2_TH<3:0>			
bit 7							bit 0
-							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented

bit 5-4 **CS_S2_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D_{POUT} and D_{MOUT} pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is as follows:

- 00 = 10 μA
- 01 = 50 μA
- 10 = 100 µA 11 = 150 µA

REGISTER 10-42: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 47H)(Note 1) (CONTINUED)

bit 3-0 **CS_S2_TH<3:0>:** Defines the threshold value, as shown below for the specified stimulus. If the stimulus is V_{BUS} voltage is ready to be applied or applied (i.e., CS_STIM2<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV0001 = 400 mV0010 = 400 mV0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0110 = 600 mV0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1010 = 1400 mV 1011 = 1600 mV 1100 = 1800 mV 1101 = 2000 mV1110 = 2200 mV 1111 = Do not use.

Note 1: The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

REGISTER 10-43: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 4 REGISTER (ADDRESS 48H)(Note 1)

U-x	U-x	U-x	U-x	U-x	R/W-0	R/W-0	R/W-0
—	_	—	—	—	CS_S2_RATIO<2:0>		
bit 7							bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented

bit 2-0 $CS_S2_RATIO<2:0>: Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., <math>CS_S2_R2<3:0> = 0110b, 1001b, or 1100b$). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54 101 = 0.66 110 = 0.66111 = Do not use.

Note 1: The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

REGISTER 10-44: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 1 REGISTER (ADDRESS 49H)

U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	CS_S3TYPE		CS_S3_TD<2:0)>	C	S_STIM3<2:0	>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented

bit 5-3

bit 6 **CS_S3TYPE:** Determines the behavior of the stimulus timer.

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected. The response is applied immediately and held for the duration of the timer, then removed (if the stimulus has been removed).
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed.

CS_S3_TD<2:0>: Determines the Stimulus 3 t_{STIM_DEL} value as shown below:

- $000 = 0 \, \text{ms}$
- 001 = 1 ms
- 010 = 5 ms
- 011 = 10 ms
- 100 = 20 ms
- 101 = 40 ms
- 110 = 80 ms
- 111 = 100 ms
- bit 2-0 **CS_STIM3<2:0>:** Determines the Stimulus 3 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV and only applies to the D_{POUT} pin. This setting cannot be used for the DM_{OUT} port.
 - 000 = V_{BUS} voltage ready to be applied before port power switch is closed. Next stimulus will not wait for this to be removed.
 - 001 = D_{POUT} voltage is greater than the threshold (CS_S3_TH).
 - 010 = Window comparator. D_{POUT} voltage is lower than the threshold (CS_S3_TH) and D_{POUT} voltage greater than the fixed threshold.
 - $OII = D_{MOUT}$ voltage is greater than the threshold (CS_S3_TH).
 - 100 = Do not use.
 - 101 = Do not use.
 - $110 = D_{POUT}$ voltage is greater than the threshold (CS_S3_TH).
 - 111 = Voltage is present after the port power switch is closed. Next stimulus will not wait for this to be removed.

REGISTER 10-45: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 4AH)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	CS_S3_R	3MAG<3:0>		CS_S3_R3<3:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unl	known	

- bit 7-4 **CS_S3_R3MAG<3:0>:** Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as "Do not use" will not be accepted. The data will not be updated and the settings will remain set at the previous value.
 - For CS_S3_R3 settings 0000 0011, the response is a voltage applied on D_{POUT}/D_{MOUT} pins. The CS_S3_R3MAG bits specify the voltage relative to ground:

0000 = Pull Down	0110 = 600 mV	1100 = 1800 mV
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = 1400 mV	
0101 = 500 mV	1011 = 1600 mV	

• For CS_S3_R3 settings 0100, 0111, 1101 - 1111, the response is a resistor connected on D_{POUT}/D_{MOUT} to GND or V_{BUS}. The CS_S3_R3MAG bits specify the resistor value:

$0000 = 1.8 \mathrm{k}\Omega$	0110 = 40 k Ω	1100	=	100 k Ω
$0001 = 10 k\Omega$	0111 = $43 \text{ k}\Omega$	1101	=	120 kΩ
$0010 = 15 k\Omega$	$1000 = 50 \text{ k}\Omega$	1110	=	150 kΩ
$0011 = 20 \text{ k}\Omega$	1001 = 60 k Ω	1111	=	Do not use
0100 = $25 \text{ k}\Omega$	$1010 = 75 \text{ k}\Omega$			
0101 = 30 k Ω	1011 = 80 k Ω			

For CS_S3_R3 settings 0110, 1001, 1100, the response is a voltage divider applied from V_{BUS} to GND with "center" at D_{POUT}/D_{MOUT}. The CS_S3_R3MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

$0000 = 93 \mathrm{k}\Omega$	0110 = 200 k Ω	1100 = 200 k Ω
0001 = 100 k Ω	0111 = 200 k Ω	1101 = 200 k Ω
0010 = $125 k\Omega$	$1000 = 93 \text{ k}\Omega$	1110 = 200 k Ω
0011 = 150 k Ω	1001 = 100 k Ω	1111 = Do not use
0100 = 200 k Ω	1010 = 125 kΩ	
0101 = 200 k Ω	1011 = 150 kΩ	

REGISTER 10-45: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 4AH) (CONTINUED)

- bit 3-0 **CS_S3_R3<3:0>:** Defines the stimulus response as shown below:
 - 0000 = Remove previous response on D_{POUT} and D_{MOUT}
 - 0001 = Apply voltage on D_{POUT} (Note 1).
 - 0010 = Apply voltage on D_{MOUT} (Note 2).
 - 0011 = Apply voltage on D_{POUT} and D_{MOUT} .
 - 0100 = Connect resistor from D_{POUT} to GND (Note 1).
 - 0101 = Do not use.
 - 0110 = Connect voltage divider from V_{BUS} to GND with "center" at D_{POUT} (Note 1).
 - 0111 = Connect resistor form D_{MOUT} to GND (Note 2).
 - 1000 = **Do not use**.
 - 1001 = Connect voltage divider from V_{BUS} to GND with "center" at D_{MOUT} (Note 2).
 - $\label{eq:connect} \texttt{1010} = \quad \text{Connect} \leq \texttt{200} \Omega \text{ resistor from } D_{\text{POUT}} \text{ to } D_{\text{MOUT}}.$
 - 1011 = Do not use.
 - 1100 = Connect voltage divider from V_{BUS} to GND with 'center' at D_{POUT} and D_{MOUT} .
 - 1101 = Connect resistor from D_{POUT} to GND and D_{MOUT} to GND.
 - 1110 = If CS_STIM3 = 000, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are not removed. If CS_STIM3 = 111, the 15 k Ω pull down resistors applied to D_{POUT} and D_{MOUT} during emulation reset are removed. For all other CS_STIM3 settings, whatever was applied is not changed.
 - 1111 = Same as 1110 case above.
- **Note 1:** If CS_STIM3<2:0> = 000b and no other response was applied to the D_{POUT} pin, the 15 k Ω pull-down resistor applied to the D_{POUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{POUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.
 - 2: If CS_STIM3<2:0> = 000b and no other response was applied to the D_{MOUT} pin, the 15 k Ω pull-down resistor applied to the D_{MOUT} pin during emulation reset is not removed. Otherwise, the previous response is left on the D_{MOUT} pin (if applicable) or the 15 k Ω pull-down resistor is removed.

REGISTER 10-46: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 4BH)(Note 1)

U-x	U-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CS_S3_P	UPD<1:0>	CS_S3_TH<3:0		H<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented

bit 5-4 **CS_S3_PUPD<1:0>:** Determines the magnitude of the pull-down current applied on the D_{POUT} and D_{MOUT} pins when the stimulus response is to apply a voltage and the voltage magnitude is set at pull-down (0000b). The bit decode is as follows:

- 00 = 10 μA
- 01 = 50 μA
- 10 = 100 µA 11 = 150 µA

REGISTER 10-46: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 4BH)(Note 1) (CONTINUED)

bit 3-0 **CS_S3_TH<3:0>:** Defines the threshold value, as shown below for the specified stimulus. If the stimulus is V_{BUS} voltage is ready to be applied or applied (i.e., CS_STIM3<2:0> = 000b or 111b), the threshold value is ignored.

0000 = 400 mV0001 = 400 mV0010 = 400 mV0011 = 300 mV 0100 = 400 mV 0101 = 500 mV 0110 = 600 mV0111 = 700 mV 1000 = 800 mV 1001 = 900 mV 1010 = 1400 mV 1011 = 1600 mV 1100 = 1800 mV 1101 = 2000 mV1110 = 2200 mV 1111 = Do not use.

Note 1: The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

REGISTER 10-47: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 4 REGISTER (ADDRESS 4CH)(Note 1)

U-x	U-x	U-x	U-x	U-x	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CS_S3_RATIO<2:0>		
bit 7		•		•			bit 0
L							
Legend:							

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented

- bit 2-0 **CS_S3_RATIO<2:0>:** Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., $CS_S3_R3<2:0> = 0110b$, 1001b, or 1100b). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5
 - 100 = 0.54
 - 101 = 0.6
 - 110 = 0.66
 - 111 = Do not use
- **Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

10.14 Current Limiting Behavior Configuration Registers

Name	Bits	Address	Cof	Default
Applied Current Limiting Behavior	8	50h	R	82h
Custom Current Limiting Behavior Config	8	51h	R/W	82h

10.14.1 APPLIED CURRENT LIMITING BEHAVIOR REGISTER

The Applied Current Limiting Behavior Register stores the values used by the applied current limiting mode (Trip or CC) when the custom settings are not used. The contents of this register are updated automatically when charger emulation is completed.

REGISTER 10-48: APPLIED CURRENT LIMITING BEHAVIOR REGISTER (ADDRESS 50H)

R-1	R-0	U-x	R-0	R-0	R-0	R-1	R-0
SEL_VBUS_MIN<1:0>		—	S	SEL_R2_IMIN<2:0)>	RESERV	ΈD
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable bi	it	U = Unimplem	ented bit		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn
bit 7-6	SEL_VBUS_N 00 = 1.5V 01 = 1.75V 10 = 2.0V 11 = 2.25V	/IIN<1:0>: Define	e the V _{BUS_MI}	_N voltage as follo	ws:		
bit 5	Unimplement	ed					
bit 4-2	SEL_R2_IMIN 000 = 120 m/ 001 = 570 m/ 010 = 1000 n 011 = 1350 n 100 = 1680 n 101 = 2050 n	A A nA nA nA	ne I _{BUS_R2MIN}	current as follow	S:		
bit 1-0	RESERVED: [Do not change					

Note 1: The values specified above are the typical ones..

10.14.2 CUSTOM CURRENT LIMITING BEHAVIOR CONFIGURATION REGISTER

The Custom Current Limiting Behavior Configuration Register allows programming of current limit parameters. These controls are used when a portable device handshakes using the Legacy charger emulation profiles (except Legacy 3), the Custom charger emulation profile, or does not handshake as a dedicated charger (i.e., a power thief).

The contents of this register are retained in Sleep.

REGISTER 10-49: CUSTOM CURRENT LIMITING BEHAVIOR CONFIG REGISTER (ADDRESS 51H)

R/W-1	R/W-0	U-x	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0
CS_VBUS_MIN<1:0> —		CS_R2_IMIN<2:0>			RESERVED		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 **CS_VBUS_MIN<1:0>:** Defines the Custom V_{BUS_MIN} voltage as shown below. Note that V_{BUS_MIN} is checked even when operating with Trip Current Limiting.

- 00 = 1.5V
- 01 = 1.75V
- 10 = 2.0V
- 11 = 2.25V

bit 5 Unimplemented

bit 4-2 **CS_R2_IMIN<2:0>:** Define the Custom I_{BUS_R2MIN} threshold as shown below. The default is 120 mA. This value is used under the following conditions: when a portable device handshakes using the Legacy charger emulation profiles (except Legacy 3) the Custom charger emulation profile or when it does not handshake in DCE Cycle (i.e., a power thief). Under these conditions, the current limiting mode is determined by the relative value of I_{BUS_R2MIN} and ILIM. When I_{BUS_R2MIN} ≤ I_{LIM} or I_{LIM} > 1.68 A, Trip Current Limiting used; otherwise, CC mode is used.

Define the I_{BUS} R2MIN current as follows:

- 000 = 120 mA
- 001 = 570 mA
- 010 = 1000 mA
- 011 = 1350 mA
- 100 = 1680 mA
- 101 = 2050 mA
- bit 1-0 **RESERVED:** Do not change.
- Note 1: The values specified above are the typical ones..

10.15 Product ID Register

Name	Bits	Address	Cof	Default
Product ID	8	FDh	R	4Eh

The Product ID register stores a unique 8-bit value that identifies the UCS device family.

10.16 Manufacturer ID Register

Name	Bits	Address	Cof	Default
Manufacturer ID	8	FEh	R	5Dh

The Manufacturer ID register stores a unique 8-bit value that identifies Microchip Technology Inc.

10.17 Revision Register

Name	Bits	Address	Cof	Default
Revision	8	FFh	R	82h

The Revision register stores an 8-bit value that represents the part revision.

11.0 COMMUNICATIONS

11.1 Operating Mode

The UCS81003 can operate in SMBus mode (see Section 11.2 "SMBus Operating Mode") or Stand-Alone mode (see Section 11.3 "Stand-Alone Operating Mode"). The resistor on the COMM_SEL/I_{LIM} pin determines the operating mode and the hardware-set I_{LIM} setting, as shown in Table 11-1. Unless connected to GND or V_{DD}, the resistors in Table 11-1 are pull-down resistors.

Note: If it is necessary to connect the COMM_SEL/I_{LIM} pin to V_{DD} via a pull-up resistor, it is recommended that this resistor value not exceed 100 k Ω .

TABLE 11-1: UCS81003 COMMUNICATION MODE AND ILIM SELECTION (Note	e 1)	
--	------	--

SELECTION Resistor ±5%	I _{LIM} Setting	Communications Mode
GND	570 mA	SMBus - see Section 11.2.1.2
10 kΩ pull-down	1000 mA	SMBus - see Section 11.2.1.2
12 kΩ pull-down	1130 mA	SMBus - see Section 11.2.1.2
15 k Ω pull-down	1350 mA	SMBus - see Section 11.2.1.2
18 kΩ pull-down	1680 mA	SMBus - see Section 11.2.1.2
22 kΩ pull-down	2050 mA	SMBus - see Section 11.2.1.2
27 kΩ pull-down	2280 mA	SMBus - see Section 11.2.1.2
33 kΩ pull-down	2850 mA (3000 mA maximum)	SMBus - see Section 11.2.1.2
47 kΩ pull-down	570 mA	Stand-Alone mode
56 kΩ pull-down	1000 mA	Stand-Alone mode
68 kΩ pull-down	1130 mA	Stand-Alone mode
82 kΩ pull-down	1350 mA	Stand-Alone mode
100 kΩ pull-down	1680 mA	Stand-Alone mode
120 kΩ pull-down	2050 mA	Stand-Alone mode
150 kΩ pull-down	2280 mA	Stand-Alone mode
V_{DD} (If a pull-up resistor is used, its value must not exceed 100 k Ω .)	2850 mA (3000 mA maximum)	Stand-Alone mode

Note 1: Unless otherwise indicated, the values specified in this table are the typical I_{LIM} in Table 1-2.

11.2 SMBus Operating Mode


When the COMM_SEL/I_{LIM} pin is connected directly to ground or though a pull-down resistor with a value of 33 k Ω or below as listed in Table 11-1, the UCS81003 communicates via the SMBus or I²C communications protocols.

Note 1: Upon power-up, the UCS81003 will not respond to any SMBus communications for 5.5 ms. After this time, full functionality is available.

2: When in the Sleep state, the first SMBus read command sent to the UCS81003 device address will wake it. Any data sent to the UCS81003 will be ignored and any data read from the UCS81003 should be considered invalid. The UCS81003 will be fully functional 3 ms after this first read command is sent. See Section 5.1.2 "Sleep State Operation".

11.2.1 SYSTEM MANAGEMENT BUS

In SMBus mode, the UCS81003 communicates with a host controller. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 11-1. Stretching of the SMCLK signal is supported; however, the UCS81003 will not stretch the clock signal.





11.2.1.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus data line from a logic '1' state to a logic '0' state while the SMBus clock line is in a logic '1' state.

11.2.1.2 SMBus Address and RD/WR Bit

The SMBus Address Byte consists of the 7-bit client address followed by the RD/WR indicator bit. If this RD/WR bit is a logic '0', the SMBus host is writing data to the client device. If this RD/WR bit is a logic '1', the SMBus host is reading data from the client device.

TABLE 11-2: SEL PIN DECODE

The SMBus address is determined based on the resistor connected on the SEL pin as shown in Table 11-2.

Note: If it is necessary to connect the SEL pin to V_{DD} via a resistor, the pull-up resistor may be any value up to 100 k Ω .

Resistor (±5%)	PWR_EN Polarity	SMBus Address
GND	Active Low	1010_111(r/w)
10 kΩ pull-down	Active Low	1010_110(r/w)
12 kΩ pull-down	Active Low	1010_101(r/w)
15 kΩ pull-down	Active Low	1010_100(r/w)
18 kΩ pull-down	Active Low	0110_000(r/w)
22 kΩ pull-down	Active Low	0110_001(r/w)
27 kΩ pull-down	Active Low	0110_010(r/w)
33 kΩ pull-down	Active Low	0110_011(r/w)
47 kΩ pull-down	Active High	0110_011(r/w)
56 kΩ pull-down	Active High	0110_010(r/w)
68 kΩ pull-down	Active High	0110_001(r/w)
82 kΩ pull-down	Active High	0110_000(r/w)
100 kΩ pull-down	Active High	1010_100(r/w)
120 kΩ pull-down	Active High	1010_101(r/w)
150 kΩ pull-down	Active High	$1010_{110}(r/\overline{w})$
V_{DD} (If a pull-up resistor is used, its value must not exceed 100 k Ω)	Active High	1010_111(r/w)

11.2.1.3 SMBus Data Bytes

All SMBus data bytes are sent most significant bit first and composed of eight bits of information.

11.2.1.4 SMBus ACK and NACK Bits

The SMBus client will acknowledge all data bytes that it receives. This is done by the client device pulling the SMBus data line low after the 8th bit of each byte that is transmitted. This applies to both the Write Byte and Block Write protocols.

By holding the SMBus data line high after the 8th data bit has been sent, the host will NACK (not acknowledge) the last data byte to be received from the client. For the Block Read protocol, the host will ACK each data byte that it receives except the last data byte.

11.2.1.5 SMBus Stop Bit

The SMBus Stop bit is defined as a transition of the SMBus data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the UCS81003 detects an SMBus Stop bit, and it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

11.2.1.6 SMBus Timeout and Idle Reset

The UCS81003 includes an SMBus timeout feature. If the clock is held at logic '0' for $t_{TIMEOUT}$, the device can timeout and reset the SMBus interface. The SMBus interface can also reset if both the clock and data lines are held at a logic '1' for t_{IDLE_RESET} . Communication is restored with a Start condition. This functionality defaults to disabled and can be enabled by clearing the DIS_TO bit in the Emulation Configuration register (Register 10-9).

11.2.2 SMBUS AND I²C COMPATIBILITY

The major differences between SMBus and I^2C devices are highlighted in this section. For more information, refer to the SMBus 2.0 and I^2C specifications.

- UCS81003 supports I²C fast mode at 400 kHz. This covers the SMBus maximum time of 100 kHz.
- Minimum frequency for SMBus communications is 10 kHz.
- The SMBus client protocol will reset if the clock is held at a logic '0' for longer than 30 ms. This timeout functionality is disabled by default in the UCS81003 and can be enabled by clearing the DIS_TO bit. I²C does not have a timeout.
- Except when operating in Sleep mode, the SMBus client protocol will reset if both the clock and data lines are held at a logic '1' for longer than 200 μ s (idle condition). This function is disabled by default in the UCS81003 device and can be enabled by clearing the DIS_TO bit. I²C does not have an idle condition.
- I²C devices do not support the Alert Response Address functionality (which is optional for SMBus).
- I²C devices support block read and write differently. I²C protocol allows for unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte indicating number of bytes to read/write is transmitted. The UCS81003 supports I²C formatting only.

11.2.3 SMBUS PROTOCOLS

The UCS81003 is SMBus 2.0-compatible and supports Write Byte, Read Byte, Send Byte, and Receive Byte as valid protocols as shown in the following sections.

All protocols in these sections use the convention in Table 11-3.

TABLE 11-3: PROTOCOL FORMAT

Data Sent to Device	Data Sent to the Host
Data sent	Data sent

11.2.3.1 SMBus Write Byte

The Write Byte is used to write one byte of data to a specific register as shown in Table 11-4.

TABLE 11-4:WRITE BYTE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	Register Data	ACK	STOP
1 ->0	YYYY_YYY	0	0	XXh	0	XXh	0	0 -> 1

11.2.3.2 SMBus Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 11-5.

TABLE 11-5: READ BYTE PROTOCOL

START	Client Address	WR	АСК	Register Address	ACK	START	Client Address	RD	АСК	Register Data	NACK	STOP
1->0	YYYY_YYY	0	0	XXh	0	1 ->0	YYYY_YY Y	1	0	XXh	1	0 -> 1

11.2.3.3 SMBus Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 11-6.

TABLE 11-6: SEND BYTE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	STOP
1 -> 0	ΥΥΥΥ_ΥΥΥ	0	0	XXh	0	0 -> 1

11.2.3.4 SMBus Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g., set via Send Byte). This is used for consecutive reads of the same register as shown in Table 11-7.

TABLE 11-7: RECEIVE BYTE PROTOCOL

START	CLIENT ADDRESS	RD	ACK	Register Data	NACK	STOP
1 -> 0	YYYY_YYY	1	0	XXh	1	0 -> 1

11.2.4 I²C PROTOCOLS

The UCS81003 supports I^2C Block Read and Block Write. The protocols listed below use the convention in Table 11-3.

11.2.4.1 Block Write

The Block Write is used to write multiple data bytes to a group of contiguous registers as shown in Table 11-8.

Note: When using the Block Write protocol, the internal address pointer will be automatically incremented after every data byte is received. It will wrap from FFh to 00h.

TABLE 11-8: BLOCK WRITE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	Register Data	ACK
1 ->0	YYYY_YYY	0	0	XXh	0	XXh	0
Register Data	ACK	Register Data	ACK		Register Data	ACK	STOP
XXh	0	XXh	0		XXh	0	0 -> 1

11.2.4.2 Block Read

The Block Read is used to read multiple data bytes from a group of contiguous registers as shown in Table 11-9.

Note:	When using the Block Read protocol, the					
	internal address pointer will be automatically					
	incremented after every data byte is					
	received. It will wrap from FFh to 00h.					

TABLE 11-9: BLOCK READ PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	START	Client Address	RD	ACK	Register Data
1->0	YYYY_YYY	0	0	XXh	0	1 ->0	YYYY_YYY	1	0	XXh
АСК	Register Data	АСК	Register Data	ACK	Register Data	ACK		Register Data	NACK	STOP
0	XXh	0	XXh	0	XXh	0		XXh	1	0 -> 1

11.3 Stand-Alone Operating Mode

Stand-Alone mode allows the UCS81003 to operate without active SMBus/l²C communications. Stand-Alone mode can be enabled by connecting a pull-down resistor greater or equal to 47 k Ω on the COMM_SEL/I_{LIM} pin as shown in Table 11-1.

When the device is configured to operate in Stand-Alone mode, the fault handling and Attach Detection controls are determined via the LATCH and S0 pins as shown in Table 11-10.

Note: If it is necessary to connect the S0 or LATCH pins to V_{DD} via a pull-up resistor, the pull-up resistor value should be 100 k Ω in order to guarantee V_{IH} specification. Similarly, if it is necessary to connect the S0 or LATCH pins to GND via a pull-down resistor, the pull-down resistor value should be 100 k Ω in order to guarantee V_{IL} specification.

TABLE 11-10: STAND-ALONE FAULT AND ATTACH DETECTION SELECTION

Latch Pin	S0 Pin	Command
Low	Low	No Attach Detection. Auto-Recovery upon error detection.
Low	High	Attach Detection in the Detect power state. Auto-Recovery upon error detection.
High	Low	No Attach Detection. Error states are Latched and require host to change PWR_EN control to recover from Error state.
High	High	Attach Detection in the Detect power state. Error states are Latched and require host to change PWR_EN control to recover from Error state.

In the Stand-Alone operating mode, communications from and to the UCS81003 are limited to the PWR_EN, EM_EN, M2, M1, ALERT# and A_DET# pins.

12.0 PACKAGING INFORMATION

12.1 Package Marking Information

28-Lead VQFN (5x5x0.9 mm)



PIN 1 (MOLDED IN) Example




PIN 1 (MOLDED IN)

Legend	WW NNN <r></r>	Year code (last digit of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Package Country of origin Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (©3) can be found on the outer packaging for this package.
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information.

28-Lead Very Thin Plastic Quad Flat Pack, No Lead Package (PV) 5x5 mm Body [VQFN] With Rectangular Exposed Pad


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-334A Sheet 1 of 2

28-Lead Very Thin Plastic Quad Flat Pack, No Lead Package (PV) 5x5 mm Body [VQFN] With Rectangular Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension		MIN	NOM	MAX		
Number of Terminals	N		28			
Pitch	е	0.50 BSC				
Overall Height	A	0.80	0.85	0.90		
Standoff	A1	0.00	0.01	0.05		
Terminal Thickness	(A3)		0.20 REF			
Overall Width	D	5.00 BSC				
Molded Cap Width	D1	4.75 BSC				
Exposed Pad Width	D2	2.50	2.60	2.70		
Overall Length	E	5.00 BSC				
Molded Cap Length	E1		4.75 BSC			
Exposed Pad Length	E2	2.80	2.90	3.00		
Corner Chamfer	СН	0.24	0.42	0.60		
Terminal Width	b	0.18	0.23	0.30		
Terminal Length	L	0.50	0.60	0.70		
Terminal-to-Exposed-Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is punch singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-334A Sheet 2 of 2

28-Lead Very Thin Plastic Quad Flat, No Lead Package (PV) - 5x5 mm Body [VQFN] With Rectangular Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			2.70
Optional Center Pad Length	Y2			3.00
Contact Pad Spacing	C1		4.70	
Contact Pad Spacing	C2		4.70	
Contact Pad Width (X28)	X1			0.30
Contact Pad Length (X28)	Y1			1.05
Contact Pad to Center Pad (X28)	(G1)		0.475 REF	
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2334A

APPENDIX A: REVISION HISTORY

Revision A (September 2014)

• Original Release of this Document.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X] ⁽¹) <u>-xxx</u>	Examples:	
Device Tape an Reel	nd Package	a) UCS81003AM-C1A: 28-pin, 5x5 VQFN Lead- Free ROHS Compliant Package.	
Device:	UCS81003AM: Automotive USB Port Power Controller with Charger Emulation	b) UCS81003AMR-C1A: Tape and Reel, 28-pin, 5x5 VQFN Lead- Free ROHS Compliant Package.	
Tape and Reel Option:	Blank = Standard packaging (tube or tray) R = Tape and Reel ⁽¹⁾	Note 1: Tape and Reel identifier only appears in the catalog part number description. This ident fier is used for ordering purposes and is no printed on the device package. Check with your Microchip sales office for package	ti- ot
Package:	C1A = Very Thin Plastic Quad Flat, No Lead Package – 5x5 mm Body with Rectangular Exposed Pad, 28-Lead (VQFN)	availability for the Tape and Reel option.	

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-557-4

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip: UCS81003AM-C1A UCS81003AMR-C1A