

PIC18F2331/2431/4331/4431 Data Sheet

28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D

Preliminary

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D

14-Bit Power Control PWM Module:

- · Up to 4 Channels with Complementary Outputs
- Edge or Center-Aligned Operation
- Flexible Dead-Band Generator
- Hardware Fault Protection Inputs
- Simultaneous Update of Duty Cycle and Period:
- Flexible Special Event Trigger output

Motion Feedback Module:

- Three Independent Input Capture Channels:
 - Flexible operating modes for period and pulse-width measurement
 - Special Hall sensor interface module
- Special Event Trigger output to other modules
- · Quadrature Encoder Interface:
 - 2-phase inputs and one index input from encoder
 - High and low position tracking with direction status and change of direction interrupt
 - Velocity measurement

High-Speed, 200 ksps 10-Bit A/D Converter:

- Up to 9 Channels
- Simultaneous, Two-Channel Sampling
- · Sequential Sampling: 1, 2 or 4 Selected Channels
- Auto-Conversion Capability
- · 4-Word FIFO with Selectable Interrupt Frequency
- Selectable External Conversion Triggers
- Programmable Acquisition Time

Flexible Oscillator Structure:

- · Four Crystal modes up to 40 MHz
- Two External Clock modes up to 40 MHz
- Internal Oscillator Block:
 - 8 user-selectable frequencies: 31 kHz to 8 MHz
 - OSCTUNE can compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown of device if clock fails

Power-Managed Modes:

- Run: CPU on, Peripherals on
- Idle: CPU off, Peripherals on
- Sleep: CPU off, Peripherals off
- Idle mode Currents Down to 5.8 μA, Typical
- Sleep Current Down to 0.1 μA, Typical
- Timer1 Oscillator, 1.8 μA, Typical, 32 kHz, 2V
- Watchdog Timer (WDT), 2.1 μA, typical
- Oscillator Two-Speed Start-up

Peripheral Highlights:


- · High-Current Sink/Source 25 mA/25 mA
- Three External Interrupts
- Two Capture/Compare/PWM (CCP) modules:
 - Capture is 16-bit, max. resolution 6.25 ns (Tcy/16)
 - Compare is 16-bit, max. resolution 100 ns (Tcy)
 - PWM output: PWM resolution is 1 to 10 bits
- Enhanced USART module:
 - Supports RS-485, RS-232 and LIN 1.2
 - Auto-wake-up on Start bit
 - Auto-Baud Detect
- RS-232 Operation using Internal Oscillator Block (no external crystal required)

Special Microcontroller Features:

- 100,000 Erase/Write Cycle Enhanced Flash Program Memory, Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory, Typical
- Flash/Data EEPROM Retention: 100 Years
- Self-Programmable under Software Control
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 41 ms to 131s
- Single-Supply In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- In-Circuit Debug (ICD) via Two Pins:
 Drives PWM outputs safely when debugging


	Prog	ram Memory	Data	Data Memory				SSP			ure er		
Device	Flash (bytes)	•	SRAM (bytes)	EEPROM (bytes)	I/O	10-Bit A/D (ch)	ССР	SPI	Slave I ² C™	EUSART	Quadrature Encoder	14-Bit PWM (ch)	Timers 8/16-Bit
PIC18F2331	8192	4096	768	256	24	5	2	Y	Y	Y	Y	6	1/3
PIC18F2431	16384	8192	768	256	24	5	2	Y	Y	Y	Y	6	1/3
PIC18F4331	8192	4096	768	256	36	9	2	Y	Y	Y	Y	8	1/3
PIC18F4431	16384	8192	768	256	36	9	2	Y	Y	Y	Y	8	1/3

Pin Diagrams




Note 1: Low-Voltage Programming must be enabled.

Pin Diagrams (Continued)



© 2007 Microchip Technology Inc.

Pin Diagrams (Continued)



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	9
2.0	Oscillator Configurations	
3.0	Power-Managed Modes	
4.0	Reset	
5.0	Memory Organization	
6.0	Flash Program Memory	
7.0	Data EEPROM Memory	
8.0	8 x 8 Hardware Multiplier	
9.0	Interrupts	
10.0	I/O Ports	
11.0	Timer0 Module	
12.0	Timer1 Module	
13.0	Timer2 Module	
14.0	Timer5 Module	
15.0	Capture/Compare/PWM (CCP) Modules	
16.0	Motion Feedback Module	
17.0	Power Control PWM Module	
18.0	Synchronous Serial Port (SSP) Module	
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
20.0	10-Bit High-Speed Analog-to-Digital Converter (A/D) Module	
21.0	Low-Voltage Detect	
22.0	Special Features of the CPU	
23.0	Instruction Set Summary	
24.0	Development Support	
25.0	Electrical Characteristics	
	DC and AC Characteristics Graphs and Tables	
27.0	Packaging Information	
Appe	endix A: Revision History	
Appe	endix B: Device Differences	
	endix C: Conversion Considerations	
	endix D: Migration from Baseline to Enhanced Devices	
Appe	endix E: Migration From Mid-Range to Enhanced Devices	
Appe	endix F: Migration From High-End to Enhanced Devices	
Index	<	
The I	Microchip Web Site	
Custo	omer Change Notification Service	
Custo	omer Support	
Read	ler Response	
Prod	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

 PIC18F2331 	 PIC18F4331
 PIC18F2431 	 PIC18F4431

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price, with the addition of high endurance enhanced Flash program memory and a high-speed 10-bit A/D Converter. On top of these features, the PIC18F2331/2431/4331/4431 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power control and motor control applications. These special peripherals include:

- 14-Bit Resolution Power Control PWM module (PCPWM) with Programmable Dead-time Insertion
- Motion Feedback Module (MFM), including a 3-Channel Input Capture (IC) module and Quadrature Encoder Interface (QEI)
- High-Speed 10-Bit A/D Converter (HSADC)

The PCPWM can generate up to eight complementary PWM outputs with dead-band time insertion. Overdrive current is detected by off-chip analog comparators or the digital Fault inputs (FLTA, FLTB).

The MFM Quadrature Encoder Interface provides precise rotor position feedback and/or velocity measurement. The MFM 3x input capture or external interrupts can be used to detect the rotor state for electrically commutated motor applications using Hall sensor feedback, such as BLDC motor drives.

PIC18F2331/2431/4331/4431 devices also feature Flash program memory and an internal RC oscillator with built-in LP modes.

1.1 New Core Features

1.1.1 nanoWatt Technology

All of the devices in the PIC18F2331/2431/4331/4431 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled, but the peripherals are still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.

- On-the-Fly Mode Switching: The powermanaged modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.1 and 2.1 μA, respectively.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2331/2431/4331/4431 family offer nine different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes, with the same pin options as the External Clock modes.
- An internal oscillator block, which provides an 8 MHz clock and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of 6 user-selectable clock frequencies (from 125 kHz to 4 MHz) for a total of 8 clock frequencies.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available. This allows for code execution during what would otherwise be the clock start-up interval, and can even allow an application to perform routine background activities and return to Sleep without returning to full power operation.

1.2 Other Special Features

- **Memory Endurance:** The enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 100 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- **Power Control PWM Module:** In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown on Fault detection and auto-restart to reactivate outputs once the condition has cleared.
- Enhanced USART: This serial communication module is capable of standard RS-232 operation using the internal oscillator block, removing the need for an external crystal (and its accompanying power requirement) in applications that talk to the outside world. This module also includes Auto-Baud Detect and LIN capability.

- **High-Speed 10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Motion Feedback Module (MFM): This module features a Quadrature Encoder Interface (QEI) and an Input Capture (IC) module. The QEI accepts two phase inputs (QEA, QEB) and one index input (INDX) from an incremental encoder. The QEI supports high and low precision position tracking, direction status and change of direction interrupt and velocity measurement. The input capture features 3 channels of independent input capture with Timer5 as the time base, a Special Event Trigger to other modules and an adjustable noise filter on each IC input.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 2 minutes, that is stable across operating voltage and temperature.

1.3 Details on Individual Family Members

Devices in the PIC18F2331/2431/4331/4431 family are available in 28-pin (PIC18F2331/2431) and 40/44-pin (PIC18F4331/4431) packages. The block diagram for the two groups is shown in Figure 1-1.

The devices are differentiated from each other in three ways:

- 1. Flash program memory (8 Kbytes for PIC18F2331/4331 devices, 16 Kbytes for PIC18F2431/4431).
- 2. A/D channels (5 for PIC18F2331/2431 devices, 9 for PIC18F4331/4431 devices).
- I/O ports (3 bidirectional ports on PIC18F2331/ 2431 devices, 5 bidirectional ports on PIC18F4331/4431 devices).


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Features	PIC18F2331	PIC18F2431	PIC18F4331	PIC18F4431
Operating Frequency	DC – 40 MHz	DC – 40 MHz	DC – 40 MHz	DC – 40 MHz
Program Memory (Bytes)	8192	16384	8192	16384
Program Memory (Instructions)	4096	8192	4096	8192
Data Memory (Bytes)	768	768	768	768
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	22	22	34	34
I/O Ports	Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM modules	2	2	2	2
14-Bit Power Control PWM	(6 Channels)	(6 Channels)	(8 Channels)	(8 Channels)
Motion Feedback Module	1 QEI	1 QEI	1 QEI	1 QEI
(Input Capture/Quadrature	or	or	or	or
Encoder Interface)	3x IC	3x IC	3x IC	3x IC
Serial Communications	SSP,	SSP,	SSP,	SSP,
	Enhanced USART	Enhanced USART	Enhanced USART	Enhanced USART
10-Bit High-Speed	5 Input Channels	5 Input Channels	9 Input Channels	9 Input Channels
Analog-to-Digital Converter module				
Resets (and Delays)	POR, BOR,	POR, BOR,	POR, BOR,	POR, BOR,
	RESET Instruction,	RESET Instruction,	RESET Instruction,	RESET Instruction,
	Stack Full,	Stack Full,	Stack Full,	Stack Full,
	Stack Underflow	Stack Underflow	Stack Underflow	Stack Underflow
	(PWRT, OST),	(PWRT, OST),	(PWRT, OST),	(PWRT, OST),
	MCLR (optional),	MCLR (optional),	MCLR (optional),	MCLR (optional),
	WDT	WDT	WDT	WDT
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions
Packages	28-pin SPDIP	28-pin SPDIP	40-pin PDIP	40-pin PDIP
	28-pin SOIC	28-pin SOIC	44-pin TQFP	44-pin TQFP
	28-pin QFN	28-pin QFN	44-pin QFN	44-pin QFN

TABLE 1-1: DEVICE FEATURES

PIC18F2331/2431/4331/4431






TABLE 1-2: PIC18F2331/2431 PINOUT I/O DESCRIPTIONS

	Pin Number			Buffer Type			
Pin Name	SPDIP, SOIC	QFN Type			Description		
MCLR/Vpp/RE3 MCLR	1	26	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.		
VPP RE3			P I	ST	High-voltage ICSP™ programmin <u>g enab</u> le pin. Digital input. Available only when MCLR is disabled.		
OSC1/CLKI/RA7 OSC1	9	6	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise		
CLKI			I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO		
RA7			I/O	TTL	pins.) General purpose I/O pin.		
OSC2/CLKO/RA6 OSC2	10	7	ο	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKO			0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RA6			I/O	TTL	General purpose I/O pin.		
RA0/AN0 RA0 AN0	2	27	I/O I	TTL Analog	PORTA is a bidirectional I/O port. Digital I/O. Analog input 0.		
RA1/AN1 RA1 AN1	3	28	I/O I	TTL Analog	Digital I/O. Analog input 1.		
RA2/AN2/VREF-/CAP1/INDX RA2 AN2 VREF- CAP1 INDX	4	1	I/O I I I	TTL Analog Analog ST ST	Digital I/O. Analog input 2. A/D reference voltage (low) input. Input capture pin 1. Quadrature Encoder Interface index input pin.		
RA3/AN3/VREF+/CAP2/QEA RA3 AN3 VREF+ CAP2 QEA	5	2	I/O I I I	TTL Analog Analog ST ST	Digital I/O. Analog input 3. A/D reference voltage (high) input. Input capture pin 2. Quadrature Encoder Interface channel A input pin.		
RA4/AN4/CAP3/QEB RA4 AN4 CAP3	6	3	I/O I I	TTL Analog ST	Digital I/O. Analog input 4. Input capture pin 3.		

OD = Open-Drain (no diode to VDD)

= Power

Ρ

	Pin Number		Pin	Buffer Type			
Pin Name	SPDIP, SOIC	QFN Type			Description		
					PORTB is a bidirectional I/O port. PORTB can be softward programmed for internal weak pull-ups on all inputs.		
RB0/PWM0 RB0 PWM0	21	18	I/O O	TTL TTL	Digital I/O. PWM output 0.		
RB1/PWM1 RB1 PWM1	22	19	I/O O	TTL TTL	Digital I/O. PWM output 1.		
RB2/PWM2 RB2 PWM2	23	20	I/O O	TTL TTL	Digital I/O. PWM output 2.		
RB3/PWM3 RB3 PWM3	24	21	I/O O	TTL TTL	Digital I/O. PWM output 3.		
RB4/KBI0/PWM5 RB4 KBI0 PWM5	25	22	I/O I O	TTL TTL TTL	Digital I/O. Interrupt-on-change pin. PWM output 5.		
RB5/KBI1/PWM4/PGM RB5 KBI1 PWM4 PGM	26	23	I/O I 0 I/O	TTL TTL TTL ST	Digital I/O. Interrupt-on-change pin. PWM output 4. Low-Voltage ICSP™ Programming entry pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	27	24	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	28	25	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		

TABLE 1-2: PIC18F2331/2431 PINOUT I/O DESCRIPTIONS (CONTINUED)

= Output 0

OD = Open-Drain (no diode to VDD)

TABLE 1-2:	PIC18F2331/2431 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number			Duff	
Pin Name	SPDIP, SOIC	QFN	Pin Type	Buffer Type	Description
					PORTC is a bidirectional I/O port.
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1 external clock input.
RC1/T1OSI/CCP2/FLTA RC1 T1OSI CCP2 FLTA	12	9	I/O I I/O I	ST CMOS ST ST	Digital I/O. Timer1 oscillator input. Capture 2 input, Compare 2 output, PWM2 output. Fault interrupt input pin.
RC2/CCP1/FLTB RC2 CCP1 FLTB	13	10	I/O I/O I	ST ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Fault interrupt input pin.
RC3/T0CKI/T5CKI/INT0 RC3 T0CKI T5CKI INT0	14	11	I/O I I	ST ST ST ST	Digital I/O. Timer0 alternate clock input. Timer5 alternate clock input. External interrupt 0.
RC4/INT1/SDI/SDA RC4 INT1 SDI SDA	15	12	I/O I I I/O	ST ST ST ST	Digital I/O. External interrupt 1. SPI data in. I ² C™ data I/O.
RC5/INT2/SCK/SCL RC5 INT2 SCK SCL	16	13	I/O I I/O I/O	ST ST ST ST	Digital I/O. External interrupt 2. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
RC6/TX/CK/ SS RC6 TX <u>CK</u> SS	17	14	I/O O I/O I	ST — ST TTL	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT). SPI slave select input.
RC7/RX/DT/SDO RC7 RX DT SDO	18	15	I/O I I/O O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK). SPI data out.
Vss	8, 19	5, 16	Р	—	Ground reference for logic and I/O pins.
Vdd	7, 20	4, 17	Р	_	Positive supply for logic and I/O pins.

O = Output

OD = Open-Drain (no diode to VDD)

Р

= Power

	Pin Number			Pin Buffe		Description
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP RE3				P I	ST	Programming voltage input. Digital input. Available only when MCLR is disabled.
OSC1/CLKI/RA7 OSC1	13	30	32	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise.
CLKI				I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	31	33	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	—	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.
Legend: TTL = TTL	compa	atible in	out			CMOS = CMOS compatible input or output

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels

OD = Open-Drain (no diode to VDD)

= Input = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.

T Ρ

2: RD4 is the alternate pin for FLTA.

Din Nome	Pin Number			Pin	Buffer	Description			
Pin Name	PDIP	PDIP TQFP QFN		Туре	Туре	Description			
						PORTA is a bidirectional I/O port.			
RA0/AN0	2	19	19						
RA0				I/O	TTL	Digital I/O.			
AN0				I	Analog	Analog input 0.			
RA1/AN1	3	20	20						
RA1				I/O	TTL	Digital I/O.			
AN1				I	Analog	Analog input 1.			
RA2/AN2/VREF-/CAP1/ INDX	4	21	21						
RA2				I/O	TTL	Digital I/O.			
AN2					Analog	Analog input 2.			
Vref- CAP1					Analog ST	A/D reference voltage (low) input.			
INDX					ST	Input capture pin 1. Quadrature Encoder Interface index input pin.			
RA3/AN3/VREF+/	5	22	22		•				
CAP2/QEA									
RA3				I/O	TTL	Digital I/O.			
AN3 Vref+					Analog	Analog input 3. A/D reference voltage (high) input.			
CAP2					Analog ST	Input capture pin 2.			
QEA				i	ST	Quadrature Encoder Interface channel A input pin.			
RA4/AN4/CAP3/QEB	6	23	23		_	······································			
RA4	Ŭ	20	20	I/O	TTL	Digital I/O.			
AN4				I	Analog	Analog input 4.			
CAP3				I	ST	Input capture pin 3.			
QEB				I	ST	Quadrature Encoder Interface channel B input pin.			
RA5/AN5/LVDIN	7	24	24						
RA5				I/O	TTL	Digital I/O.			
AN5 LVDIN					Analog	Analog input 5.			
				I	Analog	Low-Voltage Detect input.			
		atible in		CMOG		CMOS = CMOS compatible input or output			
ST = Sch	mut i fi	gger inp	ut with	CIVIOS	sieveis	I = Input			

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels O = Output

OD = Open-Drain (no diode to VDD)

I = Input P = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.

2: RD4 is the alternate pin for \overline{FLTA} .

Pin Name	Pi	Pin Number			Buffer	Description			
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description			
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/PWM0 RB0 PWM0	33	8	9	I/O O	TTL TTL	Digital I/O. PWM output 0.			
RB1/PWM1 RB1 PWM1	34	9	10	I/O O	TTL TTL	Digital I/O. PWM output 1.			
RB2/PWM2 RB2 PWM2	35	10	11	I/O O	TTL TTL	Digital I/O. PWM output 2.			
RB3/PWM3 RB3 PWM3	36	11	12	I/O O	TTL TTL	Digital I/O. PWM output 3.			
RB4/KBI0/PWM5 RB4 KBI0 PWM5	37	14	14	I/O I O	TTL TTL TTL	Digital I/O. Interrupt-on-change pin. PWM output 5.			
RB5/KBI1/PWM4/ PGM RB5 KBI1	38	15	15	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.			
PWM4 PGM RB6/KBI2/PGC	39	16	16	0 I/O	TTL ST	PWM output 4. Low-Voltage ICSP™ Programming entry pin.			
RB6 KBI2 PGC	39	10	10	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.			
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.			
	nmitt Tri tput	atible in gger inp	out with		6 levels	CMOS = CMOS compatible input or output I = Input P = Power			

TABLE 1-3:	PIC18F4331/4431	PINOUT I/O	DESCRIPTIONS	
IADLL I-J.				

OD = Open-Drain (no diode to VDD)

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.

2: RD4 is the alternate pin for FLTA.

Pin Name	Pi	n Numb	ber	Pin	Buffer	Description		
Pin Name	PDIP TQFP QFN		Туре	Туре	Description			
						PORTC is a bidirectional I/O port.		
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	15	32	34	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1 external clock input.		
RC1/T1OSI/CCP2/ FLTA	16	35	35					
RC1 T1OSI <u>CCP2</u> FLTA				I/O I I/O I	ST CMOS ST ST	Digital I/O. Timer1 oscillator input. Capture 2 input, Compare 2 output, PWM2 output. Fault interrupt input pin.		
RC2/CCP1/FLTB RC2 CCP1 FLTB	17	36	36	I/O I/O I	ST ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Fault interrupt input pin.		
RC3/T0CKI/T5CKI/ INT0	18	37	37					
RC3 T0CKI ⁽¹⁾ T5CKI ⁽¹⁾ INT0				I/O I I	ST ST ST ST	Digital I/O. Timer0 alternate clock input. Timer5 alternate clock input. External interrupt 0.		
RC4/INT1/SDI/SDA RC4 INT1 SDI ⁽¹⁾ SDA ⁽¹⁾	23	42	42	I/O I I I/O	ST ST ST ST	Digital I/O. External interrupt 1. SPI data in. I ² C™ data I/O.		
RC5/INT2/SCK/SCL RC5 INT2 SCK ⁽¹⁾ SCL ⁽¹⁾	24	43	43	I/O I I/O I/O	ST ST ST ST	Digital I/O. External interrupt 2. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.		
RC6/TX/CK/ SS RC6 TX <u>CK</u> SS	25	44	44	I/O O I/O I	ST — ST ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT). SPI slave select input.		
RC7/RX/DT/SDO RC7 RX DT SDO	26	1	1	I/O I I/O O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK). SPI data out.		
O = Out OD = Ope	nmitt Tri put en-Drain alterna	gger inp n (no die	out with	∕DD)		CMOS = CMOS compatible input or output I = Input P = Power s the alternate pin for SDI/SDA; RC5 is the alternate pin		

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS (CONTINUED)

RD4 is the alternate pin for FLTA.
 RD5 is the alternate pin for PW/M4

Pin Name	Pin Number		Pin	Buffer	Description			
	PDIP	TQFP	QFN	Туре	Туре	Description		
						PORTD is a bidirectional I/O port.		
RD0/T0CKI/T5CKI	19	38	38					
RD0				I/O	ST	Digital I/O.		
TOCKI				I	ST	Timer0 external clock input.		
T5CKI				I	ST	Timer5 input clock.		
RD1/SDO	20	39	39					
RD1				I/O	ST	Digital I/O.		
SDO				0	_	SPI data out.		
RD2/SDI/SDA	21	40	40					
RD2				I/O	ST	Digital I/O.		
SDI				I	ST	SPI data in.		
SDA				I/O	ST	I ² C™ data I/O.		
RD3/SCK/SCL	22	41	41					
RD3				I/O	ST	Digital I/O.		
SCK				I/O	ST	Synchronous serial clock input/output for SPI mode.		
SCL				I/O	ST	Synchronous serial clock input/output for I ² C mode.		
RD4/FLTA	27	2	2					
RD4				I/O	ST	Digital I/O.		
FLTA ⁽²⁾				I	ST	Fault interrupt input pin.		
RD5/PWM4	28	3	3					
RD5				I/O	ST	Digital I/O.		
PWM4 ⁽³⁾				0	TTL	PWM output 4.		
RD6/PWM6	29	4	4					
RD6				I/O	ST	Digital I/O.		
PWM6				0	TTL	PWM output 6.		
RD7/PWM7	30	5	5					
RD7		-	-	I/O	ST	Digital I/O.		
PWM7				0	TTL	PWM output 7.		
Legend: TTL = TTL		atible in	out	1		CMOS = CMOS compatible input or output		
		gger inp		CMOS	levels	I = Input		
O = Out						P = Power		

TABLE 1-3:	PIC18F4331/4431	PINOUT I/O DESCRIPTIONS ((CONTINUED)

= Output

OD = Open-Drain (no diode to VDD)

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.

2: RD4 is the alternate pin for FLTA.

TABLE 1-3 :	PIC18F4331/4431 PINOUT I/O DESCRIPTIONS (CONTINUED)
--------------------	---

Din Nama	Pin Number			Pin	Buffer	Description
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description
						PORTE is a bidirectional I/O port.
RE0/AN6	8	25	25			
RE0				I/O	ST	Digital I/O.
AN6				I	Analog	Analog input 6.
RE1/AN7	9	26	26			
RE1				I/O	ST	Digital I/O.
AN7				Ι	Analog	Analog input 7.
RE2/AN8	10	27	27			
RE2				I/O	ST	Digital I/O.
AN8				I	Analog	Analog input 8.
Vss	12,	6, 29	6, 30,	Ρ	_	Ground reference for logic and I/O pins.
	31		31			
Vdd	11,	7, 28	7, 8,	Р	—	Positive supply for logic and I/O pins.
	32		28, 29			
NC	_	12, 13,	13	NC	NC	No connect.
		33, 34				
Legend: TTL = TTL	compa	atible in	put	•	•	CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Output 0

OD = Open-Drain (no diode to VDD)

= Input L Р = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.

2: RD4 is the alternate pin for FLTA.

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F2331/2431/4331/4431 devices can be operated in 10 different oscillator modes. The user can program the Configuration bits FOSC3:FOSC0 in Configuration Register 1H to select one of these 10 modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL Enabled
- 5. RC External Resistor/Capacitor with Fosc/4 Output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 Output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 Output
- 10. ECIO External Clock with I/O on RA6

2.2 Crystal Oscillator/Ceramic Resonators


In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note:	Use of a se	ries cut c	crystal may	give a				
	frequency	out o	of the	crystal				
	manufacturers' specifications.							

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



3: RF varies with the oscillator mode chosen.

TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used:										
Mode	Mode Freq OSC1 OSC2									
XT	455 kHz	56 pF	56 pF							
	2.0 MHz	47 pF	47 pF							
	4.0 MHz	33 pF	33 pF							
HS	8.0 MHz	27 pF	27 pF							
	16.0 MHz	22 pF	22 pF							

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These** values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 2-2 for additional information.

Resonators Used:						
455 kHz	4.0 MHz					
2.0 MHz	8.0 MHz					
16.0 MHz						

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Typical Capacitor Values Tested:			
	Fleq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	1 MHz	33 pF	33 pF		
	4 MHz	27 pF	27 pF		
HS	4 MHz	27 pF	27 pF		
	8 MHz	22 pF	22 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.


Crystals Used:					
32 kHz	4 MHz				
200 kHz	8 MHz				
1 MHz	20 MHz				

- Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.



EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




2.3 HSPLL

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency crystal oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals.

The HSPLL mode makes use of the HS Oscillator mode for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz.

The PLL is enabled only when the oscillator Configuration bits are programmed for HSPLL mode. If programmed for any other mode, the PLL is not enabled.

FIGURE 2-3: PLL BLOCK DIAGRAM




2.4 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.







2.5 RC Oscillator

For timing insensitive applications, the RC and RCIO device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit-to-unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillaton frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-6 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.



The RCIO Oscillator mode (Figure 2-7) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).



2.6 Internal Oscillator Block

The PIC18F2331/2431/4331/4431 devices include an internal oscillator block, which generates two different clock signals; either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the system clock. It also drives a postscaler, which can provide a range of clock frequencies from 125 kHz to 4 MHz. The INTOSC output is enabled when a system clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC), which provides a 31 kHz output. The INTRC oscillator is enabled by selecting the internal oscillator block as the system clock source, or when any of the following are enabled:

- Power-up Timer
- · Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 22.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 2-2).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

2.6.2 INTRC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz. This changes the frequency of the INTRC source from its nominal 31.25 kHz. Peripherals and features that depend on the INTRC source will be affected by this shift in frequency.

2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory, but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately $8 * 32 \ \mu\text{s} = 256 \ \mu\text{s}$). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

PIC18F2331/2431/4331/4431

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared					ared	x = Bit is unkr	nown
bit 7-6	Unimplemen	ted: Read as 'd)'				
bit 5-0	TUN5:TUN0:	Frequency Tur	ning bits				
	011111 = Ma	ximum frequen	су				
	•	•					
	•	•					
	000001						
	000000 = Ce	nter frequency.	Oscillator mo	dule is running a	at the calibrate	d frequency.	
	111111						
	•	•					
	•	•					
	100000 = Mir	nimum frequen	су				

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F2331/2431/ 4331/4431 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F2331/ 2431/4331/4431 devices offer two alternate clock sources. When enabled, these give additional options for switching to the various power-managed operating modes.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- · Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined on POR by the contents of Configuration Register 1H. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F2331/2431/4331/4431 devices offer only the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a Real-Time Clock (RTC).

Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO and RC1/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.2 "Timer1 Oscillator**".

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F2331/2431/4331/4431 devices are shown in Figure 2-8. See **Section 12.0** "**Timer1 Module**" for further details of the Timer1 oscillator. See **Section 22.1** "**Configuration Bits**" for Configuration register details.

2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the system clock's operation, both in full power operation and in power-managed modes.


The System Clock Select bits, SCS1:SCS0, select the clock source that is used when the device is operating in power-managed modes. The available clock sources are the primary clock (defined in Configuration Register 1H), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock selection has no effect until a SLEEP instruction is executed and the device enters a power-managed mode of operation. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block that is used to drive the system clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the six frequencies derived from the INTOSC postscaler (125 kHz to 4 MHz). If the internal oscillator block is supplying the system clock, changing the states of these bits will have an immediate change on the internal oscillator's output.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the system clock. The OSTS indicates that the Oscillator Start-up Timer has timed out, and the primary clock is providing the system clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized, and is providing the system clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the system clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the system clock, or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls the selective shutdown of the controller's CPU in power-managed modes. The use of these bits is discussed in more detail in **Section 3.0** "Power-Managed Modes"

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction, or a very long delay may occur while the Timer1 oscillator starts.



R/W-0	R/W-0	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0					
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0					
bit 7			·	·	•	•	bit (
Legend:	1		L :4									
R = Readab		W = Writable		•	nented bit, read							
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own					
bit 7	IDLEN: Idle E	-nable bit										
			J core is not cl	ocked in power-	-managed mod	les						
				ked in power-ma	•							
bit 6-4	IRCF2:IRCF	: Internal Oscil	lator Frequence	cy Select bits								
	111 = 8 MHz	(8 MHz source	drives clock o	lirectly)								
		110 = 4 MHz (default)										
	101 = 2 MHz											
	100 = 1 MHz											
	011 = 500 kH											
	010 = 250 kH 001 = 125 kH											
		Z (INTRC sourc	e drives clock	directly)								
bit 3		ator Start-up Ti		• ·								
				expired; primar	y oscillator is r	unning						
	0 = Oscillato	r Start-up Time	r time-out is ru	inning; primary o	oscillator is not	ready						
bit 2	IOFS: INTOS	C Frequency S	table bit									
	1 = INTOSC	1 = INTOSC frequency is stable										
	0 = INTOSC	frequency is no	ot stable									
bit 1-0	SCS1:SCS0:	System Clock	Select bits									
		oscillator block	· /									
		oscillator (Seco										
	00 = Primary	oscillator (Slee	p and PRI ID	LE modes)								

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

Note 1: Depends on the state of the IESO bit in Configuration Register 1H.

2.7.2 OSCILLATOR TRANSITIONS

The PIC18F2331/2431/4331/4431 devices contain circuitry to prevent clocking "glitches" when switching between clock sources. A short pause in the system clock occurs during the clock switch. The length of this pause is between 8 and 9 clock periods of the new clock source. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

2.8 Effects of Power-Managed Modes on the Various Clock Sources

When the device executes a SLEEP instruction, the system is switched to one of the power-managed modes, depending on the state of the IDLEN and SCS1:SCS0 bits of the OSCCON register. See **Section 3.0 "Power-Managed Modes"** for details.

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the system clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the system clock source. The INTRC output can be used directly to provide the system clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 22.2 "Watchdog Timer (WDT)" through Section 22.4 "Fail-Safe Clock Monitor"). The INTOSC output at 8 MHz may be used directly to clock the system, or may be divided down first. The INTOSC output is disabled if the system clock is provided directly from the INTRC output. If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a system clock source (i.e., SSP slave, INTx pins, A/D conversions and others).

2.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances, and the primary clock is operating and stable. For additional information on power-up delays, see Section 4.1 "Power-on Reset (POR)" through Section 4.5 "Brown-out Reset (BOR)".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 25-8), if enabled, in Configuration Register 2L. The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, the device is kept in Reset for an additional 2 ms, following the HS mode OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of 5 to 10 μ s following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

OSC Mode	OSC1 Pin	OSC2 Pin	
RC, INTIO1	Floating, external resistor should pull high	At logic low (clock/4 output)	
RCIO, INTIO2	Floating, external resistor should pull high	Configured as PORTA, bit 6	
ECIO	Floating, pulled by external clock	Configured as PORTA, bit 6	
EC	Floating, pulled by external clock	At logic low (clock/4 output)	
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level	

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-1 in **Section 4.0 "Reset"** for time-outs due to Sleep and MCLR Reset.

NOTES:

3.0 POWER-MANAGED MODES

The PIC18F2331/2431/4331/4431 devices offer a total of six operating modes for more efficient power management (see Table 3-1). These operating modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- · Sleep mode
- Idle modes
- Run modes

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or INTOSC multiplexer); the Sleep mode does not use a clock source.

The clock switching feature offered in other PIC18 devices (i.e., using the Timer1 oscillator in place of the primary oscillator), and the Sleep mode offered by all PIC[®] devices (where all system clocks are stopped), are both offered in the PIC18F2331/2431/4331/4431 devices (SEC_RUN and Sleep modes, respectively). However, additional power-managed modes are available that allow the user greater flexibility in determining what portions of the device are operating. The power-managed modes are event driven; that is, some specific event must occur for the device to enter or (more particularly) exit these operating modes.

For PIC18F2331/2431/4331/4431 devices, the powermanaged modes are invoked by using the existing SLEEP instruction. All modes exit to PRI_RUN mode when triggered by an interrupt, a Reset or a WDT timeout (PRI_RUN mode is the normal full power execution mode; the CPU and peripherals are clocked by the primary oscillator source). In addition, power-managed Run modes may also exit to Sleep mode or their corresponding Idle mode.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires deciding if the CPU is to be clocked or not, and selecting a clock source. The IDLEN bit controls CPU clocking, while the SCS1:SCS0 bits select a clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The clock source is selected by setting the SCS bits of the OSCCON register. Three clock sources are available for use in power-managed Idle modes: the primary clock (as configured in Configuration Register 1H), the secondary clock (Timer1 oscillator) and the internal oscillator block. The secondary and internal oscillator block sources are available for the power-managed modes (PRI_RUN mode is the normal full power execution mode; the CPU and peripherals are clocked by the primary oscillator source).

Mode	OSCCON<7,1:0>		Module Clocking		Available Clock and Oscillator Source
	IDLEN	SCS1:SCS0	CPU	Peripherals	
Sleep	0	00	Off	Off	None – All clocks are disabled
PRI_RUN	0	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC, INTRC ⁽¹⁾ This is the normal full power execution mode.
SEC_RUN	0	01	Clocked	Clocked	Secondary – Timer1 Oscillator
RC_RUN	0	1x	Clocked	Clocked	Internal Oscillator Block ⁽¹⁾
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽¹⁾

TABLE 3-1: POWER-MANAGED MODES

Note 1: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.1.2 ENTERING POWER-MANAGED MODES

In general, entry, exit and switching between powermanaged clock sources requires clock source switching. In each case, the sequence of events is the same.

Any change in the power-managed mode begins with loading the OSCCON register and executing a SLEEP instruction. The SCS1:SCS0 bits select one of three power-managed clock sources; the primary clock (as defined in Configuration Register 1H), the secondary clock (the Timer1 oscillator) and the internal oscillator block (used in RC modes). Modifying the SCS bits will have no effect until a SLEEP instruction is executed. Entry to the power-managed mode is triggered by the execution of a SLEEP instruction.

Figure 3-5 shows how the system is clocked while switching from the primary clock to the Timer1 oscillator. When the SLEEP instruction is executed, clocks to the device are stopped at the beginning of the next instruction cycle. Eight clock cycles from the new clock source are counted to synchronize with the new clock source are counted, clocks from the new clock source are counted, clocks from the new clock source are counted, clocks from the new clock source resume clocking the system. The actual length of the pause is between eight and nine clock periods from the new clock source. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

Three bits indicate the current clock source: OSTS and IOFS in the OSCCON register, and T1RUN in the T1CON register. Only one of these bits will be set while in a power-managed mode other than PRI_RUN. When the OSTS bit is set, the primary clock is providing the system clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source and is providing the system clock. When the T1RUN bit is set, the Timer1 oscillator is providing the system clock. If none of these bits are set, then either the INTRC clock source is clocking the system, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source in Configuration Register 1H, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering a power-managed RC mode (same frequency) would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. Executing a SLEEP instruction is simply a trigger to place the controller into a power-managed mode selected by the OSCCON register, one of which is Sleep mode.

3.1.3 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the settings of the IDLEN and SCS bits at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by these same bits at that time. If the bits have changed, the device will enter the new power-managed mode specified by the new bit settings.

3.1.4 COMPARISONS BETWEEN RUN AND IDLE MODES

Clock source selection for the Run modes is identical to the corresponding Idle modes. When a SLEEP instruction is executed, the SCS bits in the OSCCON register are used to switch to a different clock source. As a result, if there is a change of clock source at the time a SLEEP instruction is executed, a clock switch will occur.

In Idle modes, the CPU is not clocked and is not running. In Run modes, the CPU is clocked and executing code. This difference modifies the operation of the WDT when it times out. In Idle modes, a WDT time-out results in a wake from power-managed modes. In Run modes, a WDT time-out results in a WDT Reset (see Table 3-2).

During a wake-up from an Idle mode, the CPU starts executing code by entering the corresponding Run mode until the primary clock becomes ready. When the primary clock becomes ready, the clock source is automatically switched to the primary clock. The IDLEN and SCS bits are unchanged during and after the wake-up.

Figure 3-2 shows how the system is clocked during the clock source switch. The example assumes the device was in SEC_IDLE or SEC_RUN mode when a wake is triggered (the primary clock was configured in HSPLL mode).

Power-Managed Mode	CPU is Clocked by	WDT Time-out Causes a	Peripherals are Clocked by	Clock During Wake-up (while primary clock source becomes ready)		
Sleep	Not clocked (not running)	Wake-up	Not clocked	None or INTOSC multiplexer if Two-Speed Start-up or Fail-Safe Clock Monitor are enabled.		
Any Idle mode	Not clocked (not running)	Wake-up	Primary, secondary or INTOSC multiplexer	Unchanged from Idle mode (CPU operates as in corresponding Run mode).		
Any Run mode	Secondary or INTOSC multiplexer	Reset	Secondary or INTOSC multiplexer	Unchanged from Run mode.		

TABLE 3-2: COMPARISON BETWEEN POWER-MANAGED MODES

3.2 Sleep Mode

The power-managed Sleep mode in the PIC18F2331/ 2431/4331/4431 devices is identical to that offered in all other PIC[®] microcontrollers. It is entered by clearing the IDLEN and SCS1:SCS0 bits (this is the Reset state) and executing the SLEEP instruction. This shuts down the primary oscillator and the OSTS bit is cleared (see Figure 3-1).

When a wake event occurs in Sleep mode (by interrupt, Reset, or WDT time-out), the system will not be clocked until the primary clock source becomes ready (see Figure 3-2), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see Section 22.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock provides the system clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.3 Idle Modes


The IDLEN bit allows the controller's CPU to be selectively shut down while the peripherals continue to operate. Clearing IDLEN allows the CPU to be clocked. Setting IDLEN disables clocks to the CPU, effectively stopping program execution (see Register 2-2). The peripherals continue to be clocked regardless of the setting of the IDLEN bit.


There is one exception to how the IDLEN bit functions. When all the low-power OSCCON bits are cleared (IDLEN:SCS1:SCS0 = 000), the device enters Sleep mode upon execution of the SLEEP instruction. This is both the Reset state of the OSCCON register and the setting that selects Sleep mode. This maintains compatibility with other PIC devices that do not offer power-managed modes. If the Idle Enable bit, IDLEN (OSCCON<7>), is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset.

When a wake event occurs, CPU execution is delayed approximately 10 μ s while it becomes ready to execute code. When the CPU begins executing code, it is clocked by the same clock source as was selected in the power-managed mode (i.e., when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals until the primary clock source becomes ready – this is essentially RC_RUN mode). This continues until the primary clock source becomes ready. When the primary clock becomes ready, the OSTS bit is set and the system clock source is switched to the primary clock (see Figure 3-4). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to full power operation.

PIC18F2331/2431/4331/4431





DS39616C-page 36


3.3.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary system clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.


PRI_IDLE mode is entered by setting the IDLEN bit, clearing the SCS bits and executing a SLEEP instruction. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified in Configuration Register 1H. The OSTS bit remains set in PRI_IDLE mode (see Figure 3-3).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of approximately 10 μ s is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-4).

FIGURE 3-3: TRANSITION TIMING TO PRI_IDLE MODE







3.3.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled, but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered by setting the Idle bit, modifying SCS1:SCS0 = 01 and executing a SLEEP instruction. When the clock source is switched (see Figure 3-5) to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, a forced NOP will be executed instead and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from stable and unpredictable operation may result. When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After a 10 μ s delay following the wake event, the CPU begins executing code, being clocked by the Timer1 oscillator. The microcontroller operates in SEC_RUN mode until the primary clock becomes ready. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-6). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.

FIGURE 3-5: TIMING TRANSITION FOR ENTRY TO SEC_IDLE MODE





FIGURE 3-6: TIMING TRANSITION FOR WAKE FROM SEC_RUN MODE (HSPLL)



3.3.3 RC_IDLE MODE


In RC_IDLE mode, the CPU is disabled, but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

This mode is entered by setting the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer (see Figure 3-7), the primary oscillator is shut down and the OSTS bit is cleared.


If the IRCF bits are set to a non-zero value (thus enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable, in about 1 ms. Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed, and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a 10 μ s delay following the wake event, the CPU begins executing code, being clocked by the INTOSC multiplexer. The microcontroller operates in RC_RUN mode until the primary clock becomes ready. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.









3.4 Run Modes

If the IDLEN bit is clear when a SLEEP instruction is executed, the CPU and peripherals are both clocked from the source selected using the SCS1:SCS0 bits. While these operating modes may not afford the power conservation of Idle or Sleep modes, they do allow the device to continue executing instructions by using a lower frequency clock source. RC_RUN mode also offers the possibility of executing code at a frequency greater than the primary clock.

Wake-up from a power-managed Run mode can be triggered by an interrupt, or any Reset, to return to full power operation. As the CPU is executing code in Run modes, several additional exits from Run modes are possible. They include exit to Sleep mode, exit to a corresponding Idle mode and exit by executing a RESET instruction. While the device is in any of the power-managed Run modes, a WDT time-out will result in a WDT Reset.

3.4.1 PRI_RUN MODE

The PRI_RUN mode is the normal full power execution mode. If the SLEEP instruction is never executed, the microcontroller operates in this mode (a SLEEP instruction is executed to enter all other power-managed modes). All other power-managed modes exit to PRI_RUN mode when an interrupt or WDT time-out occur.

There is no entry to PRI_RUN mode. The OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see Section 2.7.1 "Oscillator Control Register").

3.4.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.


SEC_RUN mode is entered by clearing the IDLEN bit, setting SCS1:SCS0 = 01 and executing a SLEEP instruction. The system clock source is switched to the Timer1 oscillator (see Figure 3-9), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, a forced NOP will be executed instead and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, system clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

When a wake event occurs, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-6). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.

Firmware can force an exit from SEC_RUN mode. By clearing the T1OSCEN bit (T1CON<3>), an exit from SEC_RUN back to normal full power operation is triggered. The Timer1 oscillator will continue to run and provide the system clock even though the T1OSCEN bit is cleared. The primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-6). When the clock switch is cleared, the T1RUN bit is cleared, the OSTS bit is set and the primary clock provides the system clock. The IDLEN and SCS bits are not affected by the wake-up.

FIGURE 3-9: TIMING TRANSITION FOR ENTRY TO SEC_RUN MODE



3.4.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer and the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. This mode works well for user applications that are not highly timing sensitive, or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either of the INTIO1 or INTIO2 oscillators), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to, and exit from, RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended.

This mode is entered by clearing the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The IRCF bits may select the clock frequency before the SLEEP instruction is executed. When the clock source is switched to the INTOSC multiplexer (see Figure 3-10), the primary oscillator is shut down and the OSTS bit is cleared.

The IRCF bits may be modified at any time to immediately change the system clock speed. Executing a SLEEP instruction is not required to select a new clock frequency from the INTOSC multiplexer. Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.

If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the system clocks.

If the IRCF bits are changed from all clear (thus enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the system continue while the INTOSC source stabilizes in approximately 1 ms.

If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed, and the INTOSC source was already stable, the IOFS bit will remain set.

When a wake event occurs, the system continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock provides the system clock. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.




FIGURE 3-10: TIMING TRANSITION TO RC_RUN MODE

3.4.4 EXIT TO IDLE MODE

An exit from a power-managed Run mode to its corresponding Idle mode is executed by setting the IDLEN bit and executing a SLEEP instruction. The CPU is halted at the beginning of the instruction following the SLEEP instruction. There are no changes to any of the clock source status bits (OSTS, IOFS or T1RUN). While the CPU is halted, the peripherals continue to be clocked from the previously selected clock source.

3.4.5 EXIT TO SLEEP MODE

An exit from a power-managed Run mode to Sleep mode is executed by clearing the IDLEN and SCS1:SCS0 bits and executing a SLEEP instruction. The code is no different than the method used to invoke Sleep mode from the normal operating (full power) mode.

The primary clock and internal oscillator block are disabled. The INTRC will continue to operate if the WDT is enabled. The Timer1 oscillator will continue to run, if enabled, in the T1CON register. All clock source status bits are cleared (OSTS, IOFS and T1RUN).

3.5 Wake From Power-Managed Modes

An exit from any of the power-managed modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see **Sections 3.2 through 3.4**).

Note:	If application code is timing sensitive, it
	should wait for the OSTS bit to become set
	before continuing. Use the interval during
	the Low-Power mode exit sequence
	(before OSTS is set) to perform timing
	insensitive "housekeeping" tasks.

Device behavior during Low-Power mode exits is summarized in Table 3-3.

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit a power-managed mode and resume full power operation. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set. On all exits from Low-Power mode by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

TABLE 3-3:ACTIVITY AND EXIT DELAY ON WAKE FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

Clock in Power-Managed	Primary System Clock	Power-Managed Mode Exit Delay	Clock Ready Status bit	Activity During Wake from Power-Managed Mode		
Mode	Olock	Mode Lait Delay	(OSCCON)	Exit by Interrupt	Exit by Reset	
	LP, XT, HS		OSTS	CPU and peripherals	Not clocked or	
Primary System Clock	HSPLL	5-10 μs ⁽⁵⁾	0313	clocked by primary	Two-Speed Start-up	
(PRI IDLE mode)	EC, RC, INTRC ⁽¹⁾	5-10 μs [*] /	_	clock and executing instructions.	(if enabled). ⁽³⁾	
(<u>_</u>	INTOSC ⁽²⁾		IOFS			
	LP, XT, HS	OST	OSTS	CPU and peripherals		
T1OSC or	HSPLL	OST + 2 ms	0313	clocked by selected		
INTRC ⁽¹⁾	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—	power-managed mode clock and executing		
	INTOSC ⁽²⁾	1 ms ⁽⁴⁾	IOFS	instructions until		
	LP, XT, HS	OST	OSTS	primary clock source		
INTOSC ⁽²⁾	HSPLL	OST + 2 ms	0313	becomes ready.		
	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—			
	INTOSC ⁽²⁾	None	IOFS			
	LP, XT, HS	OST	OSTS	Not clocked or		
Clean made	HSPLL	OST + 2 ms	0313	Two-Speed Start-up (if		
Sleep mode	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—	enabled) until primary clock source becomes		
	INTOSC ⁽²⁾	1 ms ⁽⁴⁾	IOFS	ready ⁽³⁾ .		

Note 1: In this instance, refers specifically to the INTRC clock source.

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

3: Two-Speed Start-up is covered in greater detail in Section 22.3 "Two-Speed Start-up".

4: Execution continues during the INTOSC stabilization period.

5: Required delay when waking from Sleep and all Idle modes. This delay runs concurrently with any other required delays (see Section 3.3 "Idle Modes").

3.5.2 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock (defined in Configuration Register 1H) becomes ready. At that time, the OSTS bit is set and the device begins executing code.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 22.3 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 22.4 "Fail-Safe Clock Monitor") are enabled in Configuration Register 1H, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Since the OSCCON register is cleared following all Resets, the INTRC clock source is selected. A higher speed clock may be selected by modifying the IRCF bits in the OSCCON register. Execution is clocked by the internal oscillator block until either the primary clock becomes ready, or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.3 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in a wake from the power-managed mode (see Section 3.2 "Sleep Mode" through Section 3.4 "Run Modes").

If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 22.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the system clock source.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. These are:

- PRI_IDLE mode where the primary clock source is not stopped; and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these cases, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes).

However, a fixed delay (approximately 10 μ s) following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.6 INTOSC Frequency Drift

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways.

It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has the side effect that the INTRC clock source frequency is also affected. However, the features that use the INTRC source often do not require an exact frequency. These features include the Fail-Safe Clock Monitor, the Watchdog Timer and the RC_RUN/RC_IDLE modes when the INTRC clock source is selected.

Being able to adjust the INTOSC requires knowing when an adjustment is required, in which direction it should be made, and in some cases, how large a change is needed. Three examples follow, but other techniques may be used.

3.6.1 EXAMPLE – EUSART

An adjustment may be indicated when the EUSART begins to generate framing errors, or receives data with errors while in Asynchronous mode. Framing errors indicate that the system clock frequency is too high – try decrementing the value in the OSCTUNE register to reduce the system clock frequency. Errors in data may suggest that the system clock speed is too low – increment OSCTUNE.

3.6.2 EXAMPLE – TIMERS

This technique compares system clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast – decrement OSCTUNE.

3.6.3 EXAMPLE – CCP IN CAPTURE MODE

A CCP module can use free-running Timer1, clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast – decrement OSCTUNE. If the measured time is much less than the calculated time, the internal oscillator block is running too slow – increment OSCTUNE. NOTES:

4.0 RESET

The PIC18F2331/2431/4331/4431 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , PD, POR and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 4-2. These bits are used in software to determine the nature of the Reset. See Table 4-3 for a full description of the Reset states of all registers.


A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

The enhanced MCU devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

The $\overline{\text{MCLR}}$ input provided by the $\overline{\text{MCLR}}$ pin can be disabled with the MCLRE bit in Configuration Register 3H (CONFIG3H<7>). See **Section 22.1** "**Configuration Bits**" for more information.

FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



4.1 Power-on Reset (POR)


A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the MCLR pin through a resistor (1k to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

Note:	The	following	decoupling	method	is
	recor	mmended:			

- 1. A 1 μF capacitor should be connected across AVDD and AVss.
- 2. A similar capacitor should be connected across VDD and Vss.

FIGURE 4-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - **2:** R < 40 kΩ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - **3:** $R1 \ge 1 \ k\Omega$ will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

4.2 Power-up Timer (PWRT)

The Power-up Timer (PWRT) of the PIC18F2331/2431/ 4331/4431 devices is an 11-bit counter, which uses the INTRC source as the clock input. This yields a count of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 for details.

The PWRT is enabled by clearing Configuration bit PWRTEN.

4.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes, and only on Power-on Reset or on exit from most power-managed modes.

4.4 PLL Lock Time-out

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5 Brown-out Reset (BOR)

A Configuration bit, BOREN, can disable (if clear/ programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below VBOR (parameter D005A through D005K) for greater than TBOR (parameter 35), the brown-out situation will reset the chip. A Reset may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR. If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay. Enabling the Brown-out Reset does not automatically enable the PWRT.

4.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, after the POR pulse has cleared, PWRT time-out is invoked (if enabled). Then, the OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figures 4-3 through 4-7 depict time-out sequences on power-up. Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

Table 4-2 shows the Reset conditions for some Special Function Registers, while Table 4-3 shows the Reset conditions for all the registers.

TABLE 4-1:	TIME-OUT IN VARIOUS SITUATIONS
------------	--------------------------------

Oscillator	Power-up ⁽²⁾ a	Exit From		
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode	
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc	
EC, ECIO	66 ms ⁽¹⁾		—	
RC, RCIO	66 ms ⁽¹⁾		—	
INTIO1, INTIO2	66 ms ⁽¹⁾	_	—	

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the 4x PLL to lock.

REGISTER 4-1: R

RCON REGISTER BITS AND POSITIONS

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	_	_	RI	TO	PD	POR	BOR
bit 7							bit 0

Note: Refer to Section 5.14 "RCON Register" for bit definitions.

TABLE 4-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	01 1100	1	1	1	0	0	0	0
RESET Instruction	0000h	00 uuuu	0	u	u	u	u	u	u
Brown-out	0000h	01 11u-	1	1	1	u	0	u	u
MCLR Reset during power-managed Run modes	0000h	0u luuu	u	1	u	u	u	u	u
MCLR Reset during power-managed Idle and Sleep modes	0000h	0u 10uu	u	1	0	u	u	u	u
WDT Time-out during full power or power-managed Run modes	0000h	0u Ouuu	u	0	u	u	u	u	u
MCLR Reset during full power execution								u	u
Stack Full Reset (STVREN = 1)	0000h	0u uuuu	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)								u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	uu uuuu	u	u	u	u	u	u	1
WDT time-out during power-managed Idle or Sleep modes	PC + 2	uu 00uu	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2 ⁽¹⁾	uu uOuu	u	u	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

PIC18F2331/2431/4331/4431

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS								
Register	Арј	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TOSU	2331	2431	4331	4431	0 0000	0 0000	0 uuuu (3)	
TOSH	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu (3)	
TOSL	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu (3)	
STKPTR	2331	2431	4331	4431	00-0 0000	uu-0 0000	uu-u uuuu (3)	
PCLATU	2331	2431	4331	4431	0 0000	0 0000	u uuuu	
PCLATH	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu	
PCL	2331	2431	4331	4431	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	2331	2431	4331	4431	00 0000	00 0000	uu uuuu	
TBLPTRH	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս	
TBLPTRL	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս	
TABLAT	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս	
PRODH	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս	
PRODL	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս	
INTCON	2331	2431	4331	4431	0000 000x	0000 000u	uuuu uuuu (1)	
INTCON2	2331	2431	4331	4431	1111 -1-1	1111 -1-1	uuuu -u-u (1)	
INTCON3	2331	2431	4331	4431	11-0 0-00	11-0 0-00	uu-u u-uu (1)	
INDF0	2331	2431	4331	4431	N/A	N/A	N/A	
POSTINC0	2331	2431	4331	4431	N/A	N/A	N/A	
POSTDEC0	2331	2431	4331	4431	N/A	N/A	N/A	
PREINC0	2331	2431	4331	4431	N/A	N/A	N/A	
PLUSW0	2331	2431	4331	4431	N/A	N/A	N/A	
FSR0H	2331	2431	4331	4431	xxxx	uuuu	uuuu	
FSR0L	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	սսսս սսսս	
WREG	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	սսսս սսսս	
INDF1	2331	2431	4331	4431	N/A	N/A	N/A	
POSTINC1	2331	2431	4331	4431	N/A	N/A	N/A	
POSTDEC1	2331	2431	4331	4431	N/A	N/A	N/A	
PREINC1	2331	2431	4331	4431	N/A	N/A	N/A	
PLUSW1	2331	2431	4331	4431	N/A	N/A	N/A	

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 4: See Table 4-2 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6: Bit 3 of PORTE and LATE are enabled if MCLR functionality is disabled. When not enabled as the PORTE pin, they are disabled and read as '0'. The 28-pin devices have only RE3 on PORTE when MCLR is disabled.

Register	jister Applicable Devices			ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
FSR1H	2331	2431	4331	4431	0000	uuuu	uuuu	
FSR1L	2331	2431	4331	4431	XXXX XXXX	սսսս սսսս	սսսս սսսս	
BSR	2331	2431	4331	4431	0000	0000	uuuu	
INDF2	2331	2431	4331	4431	N/A	N/A	N/A	
POSTINC2	2331	2431	4331	4431	N/A	N/A	N/A	
POSTDEC2	2331	2431	4331	4431	N/A	N/A	N/A	
PREINC2	2331	2431	4331	4431	N/A	N/A	N/A	
PLUSW2	2331	2431	4331	4431	N/A	N/A	N/A	
FSR2H	2331	2431	4331	4431	0000	uuuu	uuuu	
FSR2L	2331	2431	4331	4431	XXXX XXXX	սսսս սսսս	սսսս սսսս	
STATUS	2331	2431	4331	4431	x xxxx	u uuuu	u uuuu	
TMR0H	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս	
TMR0L	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս	
T0CON	2331	2431	4331	4431	1111 1111	1111 1111	սսսս սսսս	
OSCCON	2331	2431	4331	4431	0000 q000	0000 q000	սսսս սսսս	
LVDCON	2331	2431	4331	4431	00 0101	00 0101	uu uuuu	
WDTCON	2331	2431	4331	4431	00	00	uu	
RCON ⁽⁴⁾	2331	2431	4331	4431	01 11q0	0q qquu	uu qquu	
TMR1H	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս	
TMR1L	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս	
T1CON	2331	2431	4331	4431	0000 0000	u0uu uuuu	սսսս սսսս	
TMR2	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս	
PR2	2331	2431	4331	4431	1111 1111	1111 1111	1111 1111	
T2CON	2331	2431	4331	4431	-000 0000	-000 0000	-uuu uuuu	
SSPBUF	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս	
SSPADD	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս	
SSPSTAT	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս	
SSPCON	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս	

TABLE 4-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 4-2 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- **6:** Bit 3 of PORTE and LATE are enabled if MCLR functionality is disabled. When not enabled as the PORTE pin, they are disabled and read as '0'. The 28-pin devices have only RE3 on PORTE when MCLR is disabled.

PIC18F2331/2431/4331/4431

TABLE 4-3:	INI	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)										
Register	Арј	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt					
ADRESH	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	սսսս սսսս					
ADRESL	2331	2431	4331	4431	XXXX XXXX	սսսս սսսս	սսսս սսսս					
ADCON0	2331	2431	4331	4431	00 0000	00 0000	uu uuuu					
ADCON1	2331	2431	4331	4431	00-0 0000	00-0 0000	uu-u uuuu					
ADCON2	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu					
ADCON3	2331	2431	4331	4431	00-0 0000	00-0 0000	uu-u uuuu					
ADCHS	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս					
CCPR1H	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	uuuu uuuu					
CCPR1L	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	uuuu uuuu					
CCP1CON	2331	2431	4331	4431	00 0000	00 0000	uu uuuu					
CCPR2H	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս					
CCPR2L	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս					
CCP2CON	2331	2431	4331	4431	00 0000	00 0000	uu uuuu					
ANSEL1	2331	2431	4331	4431	1	1	u					
ANSEL0	2331	2431	4331	4431	1111 1111	1111 1111	uuuu uuuu					
T5CON	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu					
QEICON	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս					
SPBRGH	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu					
SPBRG	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս					
RCREG	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս					
TXREG	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu					
TXSTA	2331	2431	4331	4431	0000 -010	0000 -010	uuuu -uuu					
RCSTA	2331	2431	4331	4431	0000 000x	0000 000x	սսսս սսսս					
BAUDCTL	2331	2431	4331	4431	-1-1 0-00	-1-1 0-00	-u-u u-uu					
EEADR	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu					
EEDATA	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս					
EECON2	2331	2431	4331	4431	0000 0000	0000 0000	0000 0000					
EECON1	2331	2431	4331	4431	xx-0 x000	uu-0 u000	uu-0 u000					
IPR3	2331	2431	4331	4431	1 1111	1 1111	u uuuu					
PIE3	2331	2431	4331	4431	0 0000	0 0000	u uuuu					
PIR3	2331	2431	4331	4431	0 0000	0 0000	u uuuu					

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6: Bit 3 of PORTE and LATE are enabled if MCLR functionality is disabled. When not enabled as the PORTE pin, they are disabled and read as '0'. The 28-pin devices have only RE3 on PORTE when MCLR is disabled.

Register	Applicable Devices			ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
IPR2	2331	2431	4331	4431	11 -1-1	11 -1-1	uu -u-u
PIR2	2331	2431	4331	4431	00 -0-0	00 -0-0	uu -u-u
PIE2	2331	2431	4331	4431	00 -0-0	00 -0-0	uu -u-u
IPR1	2331	2431	4331	4431	-111 1111	-111 1111	-uuu uuuu
PIR1	2331	2431	4331	4431	-000 0000	-000 0000	-uuu uuuu (1)
	2331	2431	4331	4431	-000 0000	-000 0000	-uuu uuuu (1)
PIE1	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน
	2331	2431	4331	4431	-000 0000	-000 0000	-uuu uuuu
OSCTUNE	2331	2431	4331	4431	00 0000	00 0000	uu uuuu
TRISE ⁽⁶⁾	2331	2431	4331	4431	111	111	uuu
TRISD	2331	2431	4331	4431	1111 1111	1111 1111	uuuu uuuu
TRISC	2331	2431	4331	4431	1111 1111	1111 1111	uuuu uuuu
TRISB	2331	2431	4331	4431	1111 1111	1111 1111	uuuu uuuu
TRISA ⁽⁵⁾	2331	2431	4331	4431	1111 1111 (5)	1111 1111 (5)	uuuu uuuu ⁽⁵⁾
PR5H	2331	2431	4331	4431	1111 1111	1111 1111	uuuu uuuu
PR5L	2331	2431	4331	4431	1111 1111	1111 1111	սսսս սսսս
LATE ⁽⁶⁾	2331	2431	4331	4431	xxx	uuu	uuu
LATD	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	uuuu uuuu
LATC	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATB	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս
LATA ⁽⁵⁾	2331	2431	4331	4431	xxxx xxxx (5)	uuuu uuuu ⁽⁵⁾	uuuu uuuu (5)
TMR5H	2331	2431	4331	4431	XXXX XXXX	uuuu uuuu	սսսս սսսս
TMR5L	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	uuuu uuuu
PORTE ⁽⁶⁾	2331	2431	4331	4431	xxxx	XXXX	uuuu
PORTD	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	սսսս սսսս
PORTC	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	uuuu uuuu
PORTB	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	uuuu uuuu
PORTA ⁽⁵⁾	2331	2431	4331	4431	xx0x 0000 (5)	uu0u 0000 (5)	uuuu uuuu (5)

TABLE 4-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
------------	---

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-2 for Reset value for specific condition.
 - **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
 - **6:** Bit 3 of PORTE and LATE are enabled if MCLR functionality is disabled. When not enabled as the PORTE pin, they are disabled and read as '0'. The 28-pin devices have only RE3 on PORTE when MCLR is disabled.

PIC18F2331/2431/4331/4431

TABLE 4-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)									
Register	Applicable Devices			ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
PTCON0	2331	2431	4331	4431	0000 0000	นนนน นนนน	นนนน นนนน			
PTCON1	2331	2431	4331	4431	00	00	uu			
PTMRL	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน			
PTMRH	2331	2431	4331	4431	0000	0000	uuuu			
PTPERL	2331	2431	4331	4431	1111 1111	1111 1111	นนนน นนนน			
PTPERH	2331	2431	4331	4431	1111	1111	uuuu			
PDC0L	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน			
PDC0H	2331	2431	4331	4431	00 0000	00 0000	uu uuuu			
PDC1L	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน			
PDC1H	2331	2431	4331	4431	00 0000	00 0000	uu uuuu			
PDC2L	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน			
PDC2H	2331	2431	4331	4431	00 0000	00 0000	uu uuuu			
PDC3L	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน			
PDC3H	2331	2431	4331	4431	00 0000	00 0000	uu uuuu			
SEVTCMPL	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน			
SEVTCMPH	2331	2431	4331	4431	0000	0000	uuuu			
PWMCON0	2331	2431	4331	4431	-111 0000	-111 0000	-uuu uuuu			
PWMCON1	2331	2431	4331	4431	0000 0-00	0000 0-00	uuuu u-uu			
DTCON	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน			
FLTCONFIG	2331	2431	4331	4431	0000 0000	0000 0000	นนนน นนนน			
OVDCOND	2331	2431	4331	4431	1111 1111	1111 1111	นนนน นนนน			
OVDCONS	2331	2431	4331	4431	0000 0000	0000 0000	սսսս սսսս			
CAP1BUFH/ VELRH	2331	2431	4331	4431	XXXX XXXX	սսսս սսսս	นนนน นนนน			
CAP1BUFL/ VELRL	2331	2431	4331	4431	XXXX XXXX	սսսս սսսս	นนนน นนนน			
CAP2BUFH/ POSCNTH	2331	2431	4331	4431	XXXX XXXX	սսսս սսսս	uuuu uuuu			
CAP2BUFL/ POSCNTL	2331	2431	4331	4431	XXXX XXXX	սսսս սսսս	นนนน นนนน			

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 4: See Table 4-2 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- **6:** Bit 3 of PORTE and LATE are enabled if MCLR functionality is disabled. When not enabled as the PORTE pin, they are disabled and read as '0'. The 28-pin devices have only RE3 on PORTE when MCLR is disabled.

Register	Applicable Devices		Applicable Devices Power-on Reset, WDT Reset Brown-out Reset RESET Instruct		MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
CAP3BUFH/ MAXCNTH	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	นนนน นนนน
CAP3BUFL/ MAXCNTL	2331	2431	4331	4431	XXXX XXXX	นนนน นนนน	սսսս սսսս
CAP1CON	2331	2431	4331	4431	-0 0000	-0 0000	-u uuuu
CAP2CON	2331	2431	4331	4431	-0 0000	-0 0000	-u uuuu
CAP3CON	2331	2431	4331	4431	-0 0000	-0 0000	-u uuuu
DFLTCON	2331	2431	4331	4431	-000 0000	-000 0000	-uuu uuuu

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6: Bit 3 of PORTE and LATE are enabled if MCLR functionality is disabled. When not enabled as the PORTE pin, they are disabled and read as '0'. The 28-pin devices have only RE3 on PORTE when MCLR is disabled.

PIC18F2331/2431/4331/4431




FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1





FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



PIC18F2331/2431/4331/4431





FIGURE 4-7: TIME-OUT SEQUENCE ON POR w/PLL ENABLED (MCLR TIED TO VDD)



© 2007 Microchip Technology Inc.

NOTES:

5.0 MEMORY ORGANIZATION


There are three memory types in enhanced MCU devices. These memory types are:

- Program Memory
- Data RAM
- Data EEPROM

Data and program memory use separate busses, which allows for concurrent access of these types.

Additional detailed information for Flash program memory and data EEPROM is provided in Section 6.0 "Flash Program Memory" and Section 7.0 "Data EEPROM Memory", respectively.

FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2331/4331



5.1 Program Memory Organization

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

The PIC18F2331/4331 devices each have 8 Kbytes of Flash memory and can store up to 4,096 single-word instructions.


The PIC18F2431/4431 devices each have 16 Kbytes of Flash memory and can store up to 8,192 single-word instructions.

The Reset vector address is at 000000h and the interrupt vector addresses are at 000008h and 000018h.

The program memory maps for PIC18F2331/4331 and PIC18F2431/4431 devices are shown in Figure 5-1 and Figure 5-2, respectively.

FIGURE 5-2:

PROGRAM MEMORY MAP AND STACK FOR PIC18F2431/4431



5.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, with the Stack Pointer initialized to 00000b after all Resets. There is no RAM associated with Stack Pointer 00000b. This is only a Reset value. During a CALL type instruction, causing a push onto the stack, the Stack Pointer is first incremented and the RAM location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction, causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The stack space is not part of either program or data space. The Stack Pointer is readable and writable, and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special Function Registers. Data can also be pushed to, or popped from, the stack using the Top-of-Stack SFRs. Status bits indicate if the stack is full, has overflowed or underflowed.

5.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-3). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

5.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. At Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.


The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 22.1 "Configuration Bits**" for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset as the contents of the SFRs are not affected.

FIGURE 5-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—	SP4	SP3	SP2	SP1	SP0
bit 7							bit 0
Legend:		C = Clearable	e-only bit				
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	own

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

bit 7	STKFUL: Stack Full Flag bit ⁽¹⁾
	 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit ⁽¹⁾
	1 = Stack underflow occurred0 = Stack underflow did not occur
bit 5	Unimplemented: Read as '0'
bit 4-0	SP4:SP0: Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

5.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the Stack Pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place data or a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

5.2.4 STACK FULL/UNDERFLOW RESETS

These Resets are enabled by programming the STVREN bit in Configuration Register 4L. When the STVREN bit is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. When the STVREN bit is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.3 Fast Register Stack

A "fast return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

All interrupt sources will push values into the Stack registers. If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. Users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt.

If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL	SUB1, FAST • •	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	•	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.4 PCL, PCLATH and PCLATU

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCLATH register. Updates to the PCU register may be performed through the PCLATH register. Updates to the PCU register may be performed through the PCLATU register.

The contents of PCLATH and PCLATU will be transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.8.1** "**Computed** GOTO").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the Instruction Register (IR) in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-4.

5.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-2).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




FIGURE 5-4: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-2: INSTRUCTION PIPELINE FLOW

Тсү0	TCY1	TCY2	TCY3	TCY4	TcY5
1. MOVLW 55h Fetch 1	Execute 1				
2. MOVWF PORTB	Fetch 2	Execute 2		_	
3. BRA SUB_1		Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Forced NOP)			Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

5.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 5-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 5.4 "PCL, PCLATH and PCLATU").

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction 2 in Figure 5-5 shows how the instruction 'GOTO 00006h' is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 23.0 "Instruction Set Summary"** provides further details of the instruction set.

5.7.1 TWO-WORD INSTRUCTIONS

PIC18F2331/2431/4331/4431 devices have four twoword instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to '1's and is decoded as a NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that results in a skip operation. A program example that demonstrates this concept is shown in Example 5-3. Refer to **Section 23.0 "Instruction Set Summary"** for further details of the instruction set.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program M				000000h
	Byte Locat	ons \rightarrow			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

FIGURE 5-5: INSTRUCTIONS IN PROGRAM MEMORY

EXAMPLE 5-3: TWO-WORD INSTRUCTIONS

CASE 1:			
Object Code	Source Code		
0110 0110 0000 0000	TSTFSZ	REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF	REG1, REG2	; No, skip this word
1111 0100 0101 0110			; Execute this word as a NOP
0010 0100 0000 0000	ADDWF	REG3	; continue code
CASE 2			

CASE Z:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word
1111 0100 0101 0110		; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3	; continue code

5.8 Look-up Tables

Look-up tables are implemented two ways:

- Computed GOTO
- Table Reads

5.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-4.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions, which returns the value 0xnn to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance, and should be multiples of 2 (LSB = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-4: COMPUTED GOTO USING AN OFFSET VALUE

	MOVFW	OFFSET
	CALL	TABLE
ORG	0xnn00	
TABLE	ADDWF	PCL
	RETLW	0xnn
	RETLW	0xnn
	RETLW	0xnn

5.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from, or written to, program memory. Data is transferred to/from program memory, one byte at a time.

The table read/table write operation is discussed further in Section 6.1 "Table Reads and Table Writes".

5.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 5-6 shows the data memory organization for the PIC18F2331/2431/4331/4431 devices.

The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. The SFRs start at the last location of Bank 15 (FFFh) and extend to F60h. Any remaining space beyond the SFRs in the bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct Addressing mode may require the use of the BSR register. Indirect Addressing mode requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the data memory map without banking. See Section 5.12 "Indirect Addressing, INDF and FSR Registers" for Indirect Addressing details.

The instruction set and architecture allow operations across all banks. This may be accomplished by Indirect Addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. **Section 5.10 "Access Bank"** provides a detailed description of the Access RAM.

5.9.1 GENERAL PURPOSE REGISTER FILE

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

Data RAM is available for use as GPR registers by all instructions. The second half of Bank 15 (F60h to FFFh) contains SFRs. All other banks of data memory contain GPRs, starting with Bank 0.




FIGURE 5-6: DATA MEMORY MAP FOR PIC18F2331/2431/4331/4431 DEVICES

5.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 5-1 and Table 5-2.

The SFRs can be classified into two sets; those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's.

TABLE 5-1:SPECIAL FUNCTION REGISTER MAP FOR PIC18F2331/2431/4331/4431 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2	FBFh	CCPR1H	F9Fh	IPR1	F7Fh	PTCON0
FFEh	TOSH	FDEh	POSTINC2	FBEh	CCPR1L	F9Eh	PIR1	F7Eh	PTCON1
FFDh	TOSL	FDDh	POSTDEC2	FBDh	CCP1CON	F9Dh	PIE1	F7Dh	PTMRL
FFCh	STKPTR	FDCh	PREINC2	FBCh	CCPR2H	F9Ch	_	F7Ch	PTMRH
FFBh	PCLATU	FDBh	PLUSW2	FBBh	CCPR2L	F9Bh	OSCTUNE	F7Bh	PTPERL
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	ADCON3	F7Ah	PTPERH
FF9h	PCL	FD9h	FSR2L	FB9h	ANSEL1	F99h	ADCHS	F79h	PDC0L
FF8h	TBLPTRU	FD8h	STATUS	FB8h	ANSEL0	F98h	_	F78h	PDC0H
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	T5CON	F97h	_	F77h	PDC1L
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	QEICON	F96h	TRISE	F76h	PDC1H
FF5h	TABLAT	FD5h	TOCON	FB5h		F95h	TRISD	F75h	PDC2L
FF4h	PRODH	FD4h	_	FB4h		F94h	TRISC	F74h	PDC2H
FF3h	PRODL	FD3h	OSCCON	FB3h		F93h	TRISB	F73h	PDC3L
FF2h	INTCON	FD2h	LVDCON	FB2h		F92h	TRISA	F72h	PDC3H
FF1h	INTCON2	FD1h	WDTCON	FB1h		F91h	PR5H	F71h	SEVTCMPL
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	PR5L	F70h	SEVTCMPH
FEFh	INDF0	FCFh	TMR1H	FAFh	SPBRG	F8Fh		F6Fh	PWMCON0
FEEh	POSTINC0	FCEh	TMR1L	FAEh	RCREG	F8Eh		F6Eh	PWMCON1
FEDh	POSTDEC0	FCDh	T1CON	FADh	TXREG	F8Dh	LATE	F6Dh	DTCON
FECh	PREINC0	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD	F6Ch	FLTCONFIG
FEBh	PLUSW0	FCBh	PR2	FABh	RCSTA	F8Bh	LATC	F6Bh	OVDCOND
FEAh	FSR0H	FCAh	T2CON	FAAh	BAUDCTL	F8Ah	LATB	F6Ah	OVDCONS
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA	F69h	CAP1BUFH
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	TMR5H	F68h	CAP1BUFL
FE7h	INDF1	FC7h	SSPSTAT	FA7h	EECON2	F87h	TMR5L	F67h	CAP2BUFH
FE6h	POSTINC1	FC6h	SSPCON	FA6h	EECON1	F86h	_	F66h	CAP2BUFL
FE5h	POSTDEC1	FC5h	—	FA5h	IPR3	F85h	_	F65h	CAP3BUFH
FE4h	PREINC1	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE	F64h	CAP3BUFL
FE3h	PLUSW1	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD	F63h	CAP1CON
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	CAP2CON
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	CAP3CON
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	DFLTCON

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	Top-of-Stack Upper Byte (TOS<20:16>)							0 0000	50, 60	
TOSH	Top-of-Stack High Byte (TOS<15:8>)								0000 0000	50, 60
TOSL	Top-of-Stack Low Byte (TOS<7:0>)								0000 0000	50, 60
STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	50, 61
PCLATU	—	—	bit 21 ⁽³⁾	Holding Regi	ster for PC<2	0:16>			0 0000	50, 62
PCLATH	Holding Register for PC<15:8>									50, 62
PCL	PC Low Byte (PC<7:0>)								0000 0000	50, 62
TBLPTRU	bit 21 ⁽³⁾ Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)								00 0000	50, 80
TBLPTRH	Program Mer	mory Table Po	ointer High By	te (TBLPTR<1	5:8>)				0000 0000	50, 80
TBLPTRL	Program Mer	mory Table Po	ointer Low Byte	e (TBLPTR<7	:0>)				0000 0000	50, 80
TABLAT	Program Mer	mory Table La	tch						0000 0000	50, 80
PRODH	Product Regi	ister High Byte	9						XXXX XXXX	50, 91
PRODL	Product Regi	ister Low Byte)						XXXX XXXX	50, 91
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	50, 95
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	50, 96
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	50, 97
INDF0	Uses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register)								N/A	50, 73
POSTINC0	Uses content	ts of FSR0 to	address data	memory – vali	ue of FSR0 po	st-incremente	ed (not a phys	ical register)	N/A	50, 73
POSTDEC0	Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register) Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register)							N/A	50, 73	
PREINC0	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register)							cal register)	N/A	50, 73
PLUSW0	Uses content	ts of FSR0 to	address data	memory – valı	ue of FSR0 of	fset by W (not	t a physical re	gister)	N/A	50, 73
FSR0H	—	—	—	—	Indirect Data	Memory Add	ress Pointer 0	High	xxxx	50, 73
FSR0L	Indirect Data	Memory Add	ress Pointer 0	Low Byte					XXXX XXXX	50, 73
WREG	Working Reg	ister							XXXX XXXX	50
INDF1	Uses content	ts of FSR1 to	address data	memory - vali	ue of FSR1 no	ot changed (no	ot a physical r	egister)	N/A	50, 73
POSTINC1	Uses content	ts of FSR1 to	address data	memory – valı	ue of FSR1 po	st-incremente	ed (not a phys	ical register)	N/A	50, 73
POSTDEC1	Uses content	ts of FSR1 to	address data	memory – valı	ue of FSR1 pc	st-decrement	ed (not a phys	sical register)	N/A	50, 73
PREINC1	Uses content	ts of FSR1 to	address data	memory - vali	ue of FSR1 pr	e-incremented	d (not a physi	cal register)	N/A	50, 73
PLUSW1	Uses contents of FSR1 to address data memory – value of FSR1 offset by W (not a physical register)							N/A	50, 73	
FSR1H	—	—	—	Indirect Data Memory Address Pointer 1 High Byte					0000	51, 73
FSR1L	Indirect Data Memory Address Pointer 1 Low Byte							XXXX XXXX	51, 73	
BSR	—	—	—	—	Bank Select	0000	51, 72			
INDF2	Uses contents of FSR2 to address data memory – value of FSR2 not changed (not a physical register)							egister)	N/A	51, 73
POSTINC2	Uses content	ts of FSR2 to	address data	memory – valı	ue of FSR2 po	st-incremente	ed (not a phys	ical register)	N/A	51, 73
POSTDEC2	Uses contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register)						sical register)	N/A	51, 73	
PREINC2	Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register)						N/A	51, 73		
PLUSW2	Uses contents of FSR2 to address data memory – value of FSR2 offset by W (not a physical register)						N/A	51, 73		
FSR2H	— — — Indirect Data Memory Address Pointer 2 High Byte							0000	51, 73	
FSR2L	Indirect Data	Memory Add	ress Pointer 2	Low Byte					XXXX XXXX	51, 73
STATUS	—	_	—	N	OV	Z	DC	С	x xxxx	51, 75
TMR0H	Timer0 Regis	ster High Byte		•					0000 0000	51, 137
TMR0L	Timer0 Regis	ster Low Byte							XXXX XXXX	51, 137
	1	T016BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	51, 135

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2331/2431/4331/4431)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented.

Note 1: RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator modes only and read '0' in all other oscillator modes.

2: RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes.

3: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

4: If PBADEN = 0, PORTB<4:0> are configured as digital inputs and read unknown, and if PBADEN = 1, PORTB<4:0> are configured as analog inputs and read '0' following a Reset.

5: These registers and/or bits are not implemented on the PIC18F2331/2431 devices and read as '0'.

6: The RE3 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'; otherwise, RE3 reads '0'. This bit is read-only.

TABLE 5-2	TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2331/2431/4331/4431) (CONTINI										
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:	
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 q000	30, 51	
LVDCON	_	_	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	51, 265	
WDTCON	WDTW	_	_	_	_	_	_	SWDTEN	00	51, 281	
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11q0	49, 76, 107	
TMR1H	Timer1 Regis	ster High Byte							XXXX XXXX	51, 143	
TMR1L	Timer1 Regis	XXXX XXXX	51, 143								
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	51, 139	
TMR2	Timer2 Regis	0000 0000	51, 145								
PR2	Timer2 Perio	d Register							1111 1111	51, 145	
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	51, 145	
SSPBUF	SSP Receive	Buffer/Trans	mit Register						XXXX XXXX	51, 222	
SSPADD	SSP Address	s Register in l	² C™ Slave mo	ode. SSP Bau	id Rate Reloa	d Register in I	² C Master mo	ode.	0000 0000	51, 222	
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	51, 214	
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	51, 215	
ADRESH	A/D Result R	legister High I	Byte						XXXX XXXX	52, 261	
ADRESL		legister Low E	-						XXXX XXXX	52, 261	
ADCON0	_	_	ACONV	ACSCH	ACMOD1	ACMOD0	GO/DONE	ADON	00 0000	52, 246	
ADCON1	VCFG1	VCFG0	_	FIFOEN	BFEMT	BFOVFL	ADPNT1	ADPNT0	00-0 0000	52, 247	
ADCON2	ADFM	ACQT3	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0000 0000	52, 248	
ADCON3	ADRS1	ADRS0	_	SSRC4	SSRC3	SSRC2	SSRC1	SSRC0	00-0 0000	52.249	
ADCHS	GDSEL1	GDSEL0	GBSEL1	GBSEL0	GCSEL1	GCSEL0	GASEL1	GASEL0	0000 0000	52, 250	
CCPR1H	Capture/Con	npare/PWM R	egister 1 High	Byte	1			1	XXXX XXXX	52, 153	
CCPR1L	Capture/Con	pare/PWM R	egister 1 Low	Byte					XXXX XXXX	52, 153	
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	52, 156, 149	
CCPR2H	Capture/Con	npare/PWM R	egister 2 High	Byte	•			•	XXXX XXXX	52, 153	
CCPR2L	Capture/Con	XXXX XXXX	52, 153								
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	52, 156	
ANSEL1	_	_	_	_	_	_	_	ANS8 ⁽⁵⁾	1	52, 251	
ANSEL0	ANS7 ⁽⁵⁾	ANS6 ⁽⁵⁾	ANS5 ⁽⁵⁾	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	52, 251	
T5CON	T5SEN	RESEN ⁽⁵⁾	T5MOD	T5PS1	T5PS0	T5SYNC	TMR5CS	TMR50N	0000 0000	52, 147	
QEICON	VELM	QERR	UP/DOWN	QEIM2	QEIM1	QEIM0	PDEC1	PDEC0	0000 0000	52, 170	
SPBRGH	EUSART Baud Rate Generator Register High Byte								0000 0000	52, 227	
SPBRG	EUSART Ba	ud Rate Gene	rator Register	Low Byte					0000 0000	52, 227	
RCREG	EUSART Receive Register								0000 0000	52, 235, 234	
TXREG	EUSART Transmit Register									52, 232, 234	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	52, 224	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	52, 225	
BAUDCTL	_	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	52, 226	

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2331/2431/4331/4431) (CONTINUED)

 $\label{eq:logarder} \mbox{Legend:} \quad x = \mbox{unknown}, u = \mbox{unknown}, - = \mbox{unknown}, q = \mbox{value depends on condition}. Shaded cells are unimplemented.$

Note 1: RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator modes only and read '0' in all other oscillator modes.

2: RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes.

3: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

4: If PBADEN = 0, PORTB<4:0> are configured as digital inputs and read unknown, and if PBADEN = 1, PORTB<4:0> are configured as analog inputs and read '0' following a Reset.

5: These registers and/or bits are not implemented on the PIC18F2331/2431 devices and read as '0'.

6: The RE3 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'; otherwise, RE3 reads '0'. This bit is read-only.

PIC18F2331/2431/4331/4431

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2331/2431/4331/4431) (CONTINUED)										
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
EEADR	EEPROM Ad	Idress Registe	er						0000 0000	52, 87
EEDATA	EEPROM Da	0000 0000	52, 90							
EECON2	EEPROM Co	0000 0000	52, 78, 87							
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	52, 79, 88
IPR3	_	_	_	PTIP	IC3DRIP	IC2QEIP	IC1IP	TMR5IP	1 1111	52, 106
PIR3	_	_	_	PTIF	IC3DRIF	IC2QEIF	IC1IF	TMR5IF	0 0000	52, 100
PIE3	_	_	_	PTIE	IC3DRIE	IC2QEIE	IC1IE	TMR5IE	0 0000	52, 103
IPR2	OSCFIP	_	_	EEIP	_	LVDIP	_	CCP2IP	11 -1-1	53, 105
PIR2	OSCFIF	_	_	EEIF	_	LVDIF	_	CCP2IF	00 -0-0	53, 99
PIE2	OSCFIE	—	_	EEIE	_	LVDIE	_	CCP2IE	00 -0-0	53, 102
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111 1111	53, 104
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	53, 98
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	53, 101
OSCTUNE	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	27, 53
ADCON3	ADRS1	ADRS0	_	SSRC4	SSRC3	SSRC2	SSRC1	SSRC0	00-0 0000	52
ADCHS	GDSEL1	GDSEL0	GBSEL1	GBSEL0	GCSEL1	GCSEL0	GASEL1	GASEL0	0000 0000	52
TRISE ⁽⁵⁾	— — — PORTE Data Direction Register ⁽⁵⁾								111	53, 133
TRISD ⁽⁵⁾	PORTD Data Direction Register									53, 130
TRISC	PORTC Data Direction Register									53, 125
TRISB	PORTB Data Direction Register									53, 119
TRISA	TRISA7 ⁽²⁾ TRISA6 ⁽¹⁾ PORTA Data Direction Register									53, 113
PR5H	Timer5 Period Register High Byte									52
PR5L	Timer5 Perio	d Register Lo	w Byte						1111 1111	52
LATE ⁽⁵⁾	— — — — LATE Data Output Register								xxx	53, 133
LATD ⁽⁵⁾	LATD Data Output Register									53, 130
LATC	LATC Data C	Output Registe	r						XXXX XXXX	53, 125
LATB	LATB Data Output Register								XXXX XXXX	53, 119
LATA	LATA7 ⁽²⁾	LATA6 ⁽¹⁾	LATA Data O	utput Registe	r				XXXX XXXX	53, 113
TMR5H	Timer5 Regis	ster High Byte							XXXX XXXX	148
TMR5L	Timer5 Regis	Timer5 Register Low Byte								148
PORTE	_	—	_	_	RE3 ⁽⁶⁾	RE2 ⁽⁵⁾	RE1 ⁽⁵⁾	RE0 ⁽⁵⁾	xxxx	53, 133
PORTD ⁽⁵⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX XXXX	53, 130
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	53, 125
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	53, 119
PORTA	RA7 ⁽²⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	53, 113
PTCON0	PTOPS3	PTOPS2	PTOPS1	PTOPS0	PTCKPS1	PTCKPS0	PTMOD1	PTMOD0	0000 0000	54, 186
PTCON1	PTEN	PTDIR	_	—		—	_	—	00	54, 186
PTMRL	PWM Time Base Register (lower 8 bits)									184
PTMRH	UNUSED PWM Time Base Register (upper 4 bits)									184
PTPERL	PWM Time Base Period Register (lower 8 bits)								1111 1111	184
PTPERH	UNUSED PWM Time Base Period Register (upper 4 bits)									184

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2331/2431/4331/4431) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented.

Note 1: RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator modes only and read '0' in all other oscillator modes.

2: RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes.

3: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

4: If PBADEN = 0, PORTB<4:0> are configured as digital inputs and read unknown, and if PBADEN = 1, PORTB<4:0> are configured as analog inputs and read '0' following a Reset.

5: These registers and/or bits are not implemented on the PIC18F2331/2431 devices and read as '0'.

6: The RE3 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'; otherwise, RE3 reads '0'. This bit is read-only.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2 Bit 1		Bit 1	Bit 0	Value on POR, BOR	Details on page:
PDC0L	PWM Duty C	ycle #0L Reg	ister (lower 8 b	oits)					0000 0000	184
PDC0H	UNU	ISED	PWM Duty C	ycle #0H Reg	ister (upper 6	bits)			00 0000	184
PDC1L	PWM Duty C	ycle #1L Reg	ister (lower 8 b	oits)					0000 0000	184
PDC1H	UNU	ISED	PWM Duty C	ycle #1H Reg	ister (upper 6	bits)			00 0000	184
PDC2L	PWM Duty C	ycle #2L Reg	ister (lower 8 b	oits)					0000 0000	184
PDC2H	UNU	ISED	PWM Duty C	ycle #2H Reg	ister (upper 6	bits)			00 0000	184
PDC3L ⁽⁵⁾	PWM Duty C	ycle #3L Reg	ister (lower 8 b	oits)					0000 0000	184
PDC3H ⁽⁵⁾	UNU	ISED	PWM Duty C	ycle #3H Reg	ister (upper 6	bits)			00 0000	184
SEVTCMPL	PWM Specia	I Event Comp	are Register (I	lower 8 bits)					0000 0000	N/A
SEVTCMPH		UNL	ISED		PWM Specia	I Event Comp	are Register (upper 4 bits)	0000	N/A
PWMCON0	_	PWMEN2	PWMEN1	PWMEN0	PMOD3	PMOD2	PMOD1	PMOD0	-111 0000	54, 187
PWMCON1	SEVOPS3	SEVOPS2	SEVOPS1	SEVOPS0	SEVTDIR		UDIS	OSYNC	0000 0-00	54, 188
DTCON	DTPS1	DTPS0	DT5	DT4	DT3	DT2	DT1	DT0	0000 0000	54, 200
FLTCONFIG	BRFEN	FLTBS ⁽⁵⁾	FLTBMOD ⁽⁵⁾	FLTBEN ⁽⁵⁾	FLTCON	FLTAS	FLTAMOD	FLTAEN	0000 0000	54, 209
OVDCOND	POVD7 ⁽⁵⁾	POVD6 ⁽⁵⁾	POVD5	POVD4	POVD3	POVD2	POVD1	POVD0	1111 1111	54, 204
OVDCONS	POUT7 ⁽⁵⁾	POUT6 ⁽⁵⁾	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0	0000 0000	54, 204
CAP1BUFH/ VELRH	Capture 1 Re	egister High B	yte/Velocity Re	egister High E	Byte				XXXX XXXX	54
CAP1BUFL/ VELRL	Capture 1 Re	egister Low B	yte/Velocity Re	egister Low By	/te				XXXX XXXX	54
CAP2BUFH/ POSCNTH	Capture 2 Re	egister High B	yte/QEI Positio	on Counter R	egister High B	yte			XXXX XXXX	54
CAP2BUFL/ POSCNTL	Capture 2 Re	egister Low B	/te/QEI Positic	on Counter Re	egister Low By	rte			**** ****	54
CAP3BUFH/ MAXCNTH	Capture 3 Re	egister High B	yte/QEI Max. (Count Limit R	egister High E	Syte			**** ****	55
CAP3BUFL/ MAXCNTL	Capture 3 Re	egister Low B	yte/QEI Max. C	Count Limit Re	egister Low By	/te			XXXX XXXX	55
CAP1CON	_	CAP1REN	—	_	CAP1M3	CAP1M2	CAP1M1	CAP1M0	-0 0000	55, 163
CAP2CON	_	CAP2REN	_	_	CAP2M3	CAP2M2	CAP2M1	CAP2M0	-0 0000	55, 163
CAP3CON	—	CAP3REN	—	—	CAP3M3	CAP3M2	CAP3M1	CAP3M0	-0 0000	55, 163
DFLTCON	_	FLT4EN	FLT3EN	FLT2EN	FLT1EN	FLTCK2	FLTCK1	FLTCK0	-000 0000	55, 177

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2331/2431/4331/4431) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented.

Note 1: RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator modes only and read '0' in all other oscillator modes.

2: RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes.

3: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

4: If PBADEN = 0, PORTB<4:0> are configured as digital inputs and read unknown, and if PBADEN = 1, PORTB<4:0> are configured as analog inputs and read '0' following a Reset.

5: These registers and/or bits are not implemented on the PIC18F2331/2431 devices and read as '0'.

6: The RE3 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'; otherwise, RE3 reads '0'. This bit is read-only.

5.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- · Intermediate computational values
- · Local variables of subroutines
- · Faster context saving/switching of variables
- · Common variables
- · Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the last 128 bytes in Bank 15 (SFRs) and the first 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 5-6 indicates the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted as the 'a' bit (for access bit).

When forced in the Access Bank (a = 0), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function Registers, so these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

5.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into as many as sixteen banks. When using Direct Addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's and writes will have no effect (see Figure 5-7).

A MOVLB instruction has been provided in the instruction set to assist in selecting banks.

If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 5.12 "Indirect Addressing, INDF and FSR Registers" provides a description of Indirect Addressing, which allows linear addressing of the entire RAM space.

Direct Addressing From Opcode⁽³⁾ BSR<3:0> BSR<7.4> 7 Λ 0 0 0 0 Bank Select(2) Location Select⁽³⁾ 00h 01h 0Eh 0Fh 000h 100h E00h F00h Data Memory⁽¹⁾ 0FFh 1FFh EFFh FFFh Bank 14 Bank 0 Bank 1 Bank 15 Note 1: For register file map detail, see Table 5-1. The access bit of the instruction can be used to force an override of the selected bank (BSR<3:0>) to the 2: registers of the Access Bank. 3: The MOVFF instruction embeds the entire 12-bit address in the instruction.

FIGURE 5-7: DIRECT ADDRESSING

5.12 Indirect Addressing, INDF and FSR Registers

Indirect Addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 5-8 shows how the fetched instruction is modified prior to being executed.

Indirect Addressing is possible by using one of the INDFn registers. Any instruction using the INDFn register actually accesses the register pointed to by the File Select Register, FSRn. Reading the INDFn register itself, indirectly (FSRn = 0), will read 00h. Writing to the INDFn register, indirectly, results in a no operation. The FSRn register contains a 12-bit address, which is shown in Figure 5-9.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is Indirect Addressing.

Example 5-5 shows a simple use of Indirect Addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 0x100	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	GOTO	NEXT	;	NO, clear next
CONTINU	JE		;	YES, continue

There are three Indirect Addressing registers. To address the entire data memory space (4096 bytes), these registers are 12 bits wide. To store the 12 bits of addressing information, two 8-bit registers are required:

- 1. FSR0: composed of FSR0H:FSR0L.
- 2. FSR1: composed of FSR1H:FSR1L.
- 3. FSR2: composed of FSR2H:FSR2L.

In addition, there are registers, INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates Indirect Addressing, with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1 or INDF2 are read indirectly via a FSRn, all '0's are read (Zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the Status bits are not affected.

5.12.1 INDIRECT ADDRESSING OPERATION

Each FSRn register has an INDFn register associated with it, plus four additional register addresses. Performing an operation using one of these five registers determines how the FSRn will be modified during Indirect Addressing.

When data access is performed using one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) – PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSRn is not reflected in the STATUS register. For example, if Indirect Addressing causes the FSRn to equal '0', the Z bit will not be set.

Auto-incrementing or auto-decrementing a FSRn affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a Stack Pointer in addition to its uses for table operations in data memory.

Each FSRn has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSRn to form the address before an indirect access. The FSRn value is not changed. The WREG offset range is -128 to +127.

If an FSRn register contains a value that points to one of the INDFn, an indirect read will read 00h (Zero bit is set), while an indirect write will be equivalent to a NOP (Status bits are not affected).

If an Indirect Addressing write is performed when the target address is an FSRnH or FSRnL register, the data is written to the FSRn register, but no pre- or post-increment/decrement is performed.

PIC18F2331/2431/4331/4431







FIGURE 5-9: INDIRECT ADDRESSING



5.13 STATUS Register

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register. For other instructions not affecting any Status bits, see Table 23-2.

Note: The C and DC bits operate as a borrow and digit borrow bit respectively, in subtraction.

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
			N	OV	Z	DC ⁽¹⁾	C ⁽²⁾				
bit 7							bit (
Legend: R = Read	table bit	W = Writable	hit	U = Unimplen	nented hit rea	id as '0'					
	e at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 7-5	Unimpleme	nted: Read as '	0'								
bit 4	N: Negative	bit									
		This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative									
	`	(ALU MSB = 1).									
		 1 = Result was negative 0 = Result was positive 									
bit 3	OV: Overflov	OV: Overflow bit									
		This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude									
		which causes the sign bit (bit 7) to change state.									
		 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 									
bit 2	Z: Zero bit										
	1 = The result of an arithmetic or logic operation is zero										
		0 = The result of an arithmetic or logic operation is not zero									
bit 1	Ų	DC: Digit carry/borrow bit ⁽¹⁾									
		For ADDWF, ADDLW, SUBLW and SUBWF instructions: 1 = A carry-out from the 4th low-order bit of the result occurred									
		1 = A carry-out from the 4th low-order bit of the result occurred0 = No carry-out from the 4th low-order bit of the result									
bit 0	-	C: Carry/borrow bit ⁽²⁾									
		For ADDWF, ADDLW, SUBLW and SUBWF instructions:									
		 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 									
	0 = No carry	-out from the M	ost Significant	bit of the result	occurred						
Note 1:	operand. For rota	ate (RRF, RLF)	instructions, th	is bit is loaded v	with either bit 4	l or bit 3 of the s	ource register				
2: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the soperand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit source register.											

REGISTER 5-2: STATUS REGISTER

5.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device Reset. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- Note 1: If the BOREN Configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brownout Reset has occurred, the BOR bit will be cleared and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
 - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

REGISTER 5-3: RCON: RESET CONTROL REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0			
IPEN	_	_	RI	TO	PD	POR	BOR			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	IPEN: Interrup	ot Priority Enab	le bit							
		riority levels on								
	•	•	• •	IC16CXXX Co	mpatibility mod	le)				
bit 6-5	Unimplement	ted: Read as '	C'							
bit 4	RI: RESET INS	truction Flag b	it							
		T instruction w		· ·						
		ET instruction v It Reset occurs		l causing a de	vice Reset (m	ust be set in so	ftware after a			
bit 3		g Time-out Flag	,							
DIL 3				or at the inot	uction					
	1 = Set by power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred									
bit 2	PD: Power-Do	own Detection	Flag bit							
		wer-up or by th	-	struction						
		ecution of the								
bit 1 POR: Power-on Reset Status bit										
	1 = A Power-on Reset has not occurred (set by firmware only)									
	0 = A Power-	on Reset occu	rred (must be	set in software	e after a Power	-on Reset occur	rs)			
bit 0	BOR: Brown-	out Reset Statu	us bit							
		out Dooot hoo	not accurred	(act by firmur	ra anlu)					

- 1 = A Brown-out Reset has not occurred (set by firmware only)
- 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

While writing or erasing program memory, instruction fetches cease until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into TABLAT in the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from TABLAT in the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned, (TBLPTRL<0> = 0).

The EEPROM on-chip timer controls the write and erase times. The write and erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.





FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- · EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit, EEPGD, determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The FREE bit controls program memory erase operations. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit enables and disables erase and write operations. When set, erase and write operations are allowed. When clear, erase and write operations are disabled – the WR bit cannot be set while the WREN bit is clear. This process helps to prevent accidental writes to memory due to errant (unexpected) code execution.

Firmware should keep the WREN bit clear at all times, except when starting erase or write operations. Once firmware has set the WR bit, the WREN bit may be cleared. Clearing the WREN bit will not affect the operation in progress.

The WRERR bit is set when a write operation is interrupted by a Reset. In these situations, the user can check the WRERR bit and rewrite the location. It will be necessary to reload the data and address registers (EEDATA and EEADR) as these registers have cleared as a result of the Reset.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.3 "Reading the Flash Program Memory"** regarding table reads.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

REGISTER 6-1: EECON1: FLASH PROGRAM/DATA EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR ⁽¹⁾	WREN	WR	RD
bit 7							bit 0

Legend:	S = Settable only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EEPGD: Flash Program or Data EEPROM Memory Select bit
	1 = Access program Flash memory
	0 = Access data EEPROM memory
bit 6	CFGS: Flash Program/Data EEPROM or Configuration Select bit
	1 = Access Configuration registers
	0 = Access program Flash or data EEPROM memory
bit 5	Unimplemented: Read as '0'
bit 4	FREE: Flash Row Erase Enable bit
	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation – TBLPTR<5:0> are ignored)
	0 = Perform write only
bit 3	WRERR: EEPROM Error Flag bit ⁽¹⁾
	 1 = A write operation is prematurely terminated (any Reset during self-timed programming) 0 = The write operation completed normally
bit 2	WREN: Write Enable bit
	1 = Allows erase or write cycles
	0 = Inhibits erase or write cycles
bit 1	WR: Write Control bit
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)
	0 = Write cycle completed
bit 0	RD: Read Control bit
	1 = Initiates a memory read
	(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in soft- ware. RD bit cannot be set when EEPGD = 1.)
	0 = Read completed
	· · · · · · · · · · · · · · · · · · ·

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. Setting the 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The TBLPTR is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the Table Pointer determine which byte is read from program or configuration memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSbs of the Table Pointer, TBLPTR (TBLPTR<21:3>), will determine which program memory block of 8 bytes is written to (TBLPTR<2:0> are ignored). For more detail, see Section 6.5 "Writing to Flash Program Memory".


When an erase of program memory is executed, the 16 MSbs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and place it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing a TBLRD instruction places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the word
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_WORD				
	TBLRD*+	F	;	read into TABLAT and increment TBLPTR
	MOVFW	TABLAT	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+	F	;	read into TABLAT and increment TBLPTR
	MOVFW	TABLAT	;	get data
	MOVWF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block size is 32 words or 64 bytes under firmware control. Only through the use of an external programmer, or through ICSP control can larger blocks of program memory be bulk erased. Word erase in Flash memory is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The CFGS bit must be clear to access program Flash and data EEPROM memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. The WR bit is set as part of the required instruction sequence (as shown in Example 6-2), and starts the actual erase operation. It is not necessary to load the TABLAT register with any data, as it is ignored.

For protection, the write initiate sequence using EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Execute a NOP.
- 9. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, EEPGD	; point to Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
	MOVWF	EECON2	; write 55H
Required	MOVLW	0AAh	
Sequence	MOVWF	EECON2	; write OAAH
	BSF	EECON2, WR	; start erase (CPU stall)
	NOP		
	BSF	INTCON, GIE	; re-enable interrupts

6.5 Writing to Flash Program Memory


The programming block size is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure (see Section 6.4.1 "Flash Program Memory Erase Sequence").
- 5. Load Table Pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Execute a NOP.
- 14. Re-enable interrupts.
- 15. Repeat steps 6-14 seven times, to write 64 bytes.
- 16. Verify the memory (table read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

		- • • •		
	MOVLW		;	number of bytes in erase block
	MOVWF			waint to buffer
	MOVLW		;	point to builer
	MOVWF MOVLW			
	MOVUW			
	MOVUN			Load TBLPTR with the base
	MOVWF			address of the memory block
	MOVLW		,	
	MOVWF			
	MOVLW	CODE ADDR LOW	;	6 LSB = 0
	MOVWF	TBLPTRL		
READ_BLOCK				
	TBLRD*-	F	;	read into TABLAT, and inc
	MOVFW	TABLAT	;	get data
	MOVWF	POSTINC0	;	store data and increment FSR0
		COUNTER	;	done?
	GOTO	READ_BLOCK	;	repeat
MODIFY_WORD				
	MOVLW		;	point to buffer
	MOVWF			
		DATA_ADDR_LOW		
	MOVWF			
		NEW_DATA_LOW POSTINCO	;	update buffer word and increment FSR0
	MOVWF MOVLW			update buffer word
	MOVLW	INDF0	'	update builer word
ERASE BLOCK		INDIO		
	MOVLW	CODE ADDR UPPER	;	load TBLPTR with the base
	MOVWF			address of the memory block
	MOVLW			
	MOVWF			
	MOVLW	CODE ADDR LOW	;	6 LSB = 0
	MOVWF	TBLPTRL		
	BCF	EECON1, CFGS	;	point to PROG/EEPROM memory
	BSF	EECON1, EEPGD	;	point to Flash program memory
	BSF	EECON1, WREN	;	enable write to memory
	BSF	EECON1, FREE	;	enable Row Erase operation
	BCF	INTCON, GIE		disable interrupts
	MOVLW			Required sequence
	MOVWF		;	write 55H
	MOVLW			
		EECON2		write OAAH
	BSF	EECON1, WR	;	start erase (CPU stall)
	NOP	INTCON CIT		re-enable interrupts
WRITE BUFFE	BSF ER BACK	INTCON, GIE	;	re-enable interrupts
MILLE_DUPPE	MOVLW	8		number of write buffer groups of 8 bytes
	MOVIW MOVWF	COUNTER HI	'	
	MOVWI MOVLW	—	:	point to buffer
	MOVWF			<u> </u>
	MOVLW			
	MOVWF	FSROL		
PROGRAM_LOC	OP			
_	MOVLW	8	;	number of bytes in holding register
	MOVWF	COUNTER		
WRITE_WORD_	TO_HREG	S		
	MOVFW	POSTINCO		get low byte of buffer data and increment FSRO
	MOVWF	TABLAT		present data to table latch
	TBLWT+'	,		short write
				to internal TBLWT holding register, increment
	DECEC	COINTED		TBLPTR
		COUNTER	;	loop until buffers are full
	GOTO	WRITE_WORD_TO_HREGS		

EXAMPLE 6-3:	WRITING TO FLAS	SH PROGRAM MEMORY (CONTINUED)
PROGRAM_MEMORY		
BCF	INTCON, GIE	; disable interrupts
MOVLW	55h	; required sequence
MOVWF	EECON2	; write 55H
MOVLW	0AAh	
MOVWF	EECON2	; write OAAH
BSF	EECON1, WR	; start program (CPU stall)
NOP		
BSF	INTCON, GIE	; re-enable interrupts
DECFSZ	COUNTER_HI	; loop until done
GOTO	PROGRAM_LOOP	
BCF	EECON1, WREN	; disable write to memory

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

6.6 Flash Program Operation During Code Protection

See Section 22.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TBLPTRU	_	_	bit 21 ⁽¹⁾	Program M	lemory Table	00 0000	00 0000			
TBPLTRH	Program M	lemory Table	e Pointer I	High Byte (TBLPTR<15	:8>)			0000 0000	0000 0000
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)								0000 0000	0000 0000
TABLAT	Program Memory Table Latch							0000 0000	0000 0000	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
EECON2	EEPROM	Control Reg	ister 2 (no	t a physica	l register)				0000 0000	0000 0000
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	OSCFIP	_	—	EEIP	_	LVDIP	_	CCP2IP	11 -1-1	11 -1-1
PIR2	OSCFIF	_	_	EEIF	_	LVDIF	_	CCP2IF	00 -0-0	00 -0-0
PIE2	OSCFIE	_	_	EEIE	_	LVDIE	_	CCP2IE	00 -0-0	00 -0-0

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

NOTES:

7.0 DATA EEPROM MEMORY

The data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are four SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 256 bytes of data EEPROM with an address range from 00h to FFh.

The EEPROM data memory is rated for high erase/ write cycle endurance. A byte write automatically erases the location and writes the new data (erasebefore-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to parameter D122 (Table 25-1 in Section 25.0 "Electrical Characteristics") for exact limits.

7.1 EEADR

The address register can address 256 bytes of data EEPROM.

7.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit, EEPGD, determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit enables and disables erase and write operations. When set, erase and write operations are allowed. When clear, erase and write operations are disabled; the WR bit cannot be set while the WREN bit is clear. This mechanism helps to prevent accidental writes to memory due to errant (unexpected) code execution.

Firmware should keep the WREN bit clear at all times, except when starting erase or write operations. Once firmware has set the WR bit, the WREN bit may be cleared. Clearing the WREN bit will not affect the operation in progress.

The WRERR bit is set when a write operation is interrupted by a Reset. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), as these registers have cleared as a result of the Reset.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0				
EEPGD	CFGS	—	FREE	WRERR ⁽¹⁾	WREN	WR	RD				
bit 7							bit (
Legend:		S = Settable o	nly bit								
R = Readal	ble bit	W = Writable b	bit	U = Unimplem	ented bit, rea	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	nown				
h:+ 7		ah Dragnam ar D		1 Maman / Calaat	b :+						
bit 7		program Flash m		I Memory Select	DIL						
		data EEPROM n									
bit 6			•	Configuration Se	lect bit						
		CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access Configuration registers									
	0 = Access	program Flash o	r data EEPR	OM memory							
bit 5	Unimpleme	nted: Read as '0	,								
bit 4		n Row Erase Ena									
	1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by										
	completion of erase operation) 0 = Perform write only										
bit 3		WRERR: EEPROM Error Flag bit ⁽¹⁾									
	1 = A write operation is prematurely terminated (MCLR or WDT Reset during self-timed erase or										
	program operation)										
1.1.0		0 = The write operation completed normally									
bit 2	WREN: Erase/Write Enable bit										
	 1 = Allows erase/write cycles 0 = Inhibits erase/write cycles 										
bit 1	WR: Write C	-									
				cycle or a progra							
		(The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit									
	can only be set (not cleared) in software.) 0 = Write cycle completed										
bit 0	RD: Read C	•									
Sit 0		a memory read									
		•	RD is cleare	d in hardware. T	he RD bit ca	n only be set (i	not cleared) i				
		e. RD bit cannot l	pe set when I	EEPGD = 1.)							
	0 = Read co	ompleted									
Note 1:	When a WRERF	R occurs, the EEF	PGD and FR	EE bits are not cl	eared. This al	lows tracing of	the error				

REGISTER 7-1: EECON1: FLASH PROGRAM/DATA EEPROM CONTROL REGISTER 1

Note 1: When a WRERR occurs, the EEPGD and FREE bits are not cleared. This allows tracing of the error condition.

7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available for the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

EXAMPLE 7-1: DATA EEPROM READ

MOVLW	DATA_EE_ADDR	;
MOVWF	EEADR	; Data Memory Address to read
BCF	EECON1, EEPGD	; Point to DATA memory
BSF	EECON1, RD	; EEPROM Read
MOVF	EEDATA, W	; W = EEDATA

EXAMPLE 7-2: DATA EEPROM WRITE

	MOVLW	DATA EE ADDR	;
	MOVWF	EEADR	; Data Memory Address to write
	MOVLW	DATA_EE_DATA	;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
	SLEEP		; Wait for interrupt to signal write complete
	BCF	EECON1, WREN	; Disable writes

7.7 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 22.0 "Special Features of the CPU" for additional information.

7.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byteaddressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124 or D124A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124 or D124A.

	CLRF	EEADR	; Start at address 0
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
LOOP			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	Loop	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts
1			

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
EEADR	EEPROM A	EEPROM Address Register							0000 0000	0000 0000
EEDATA	EEPROM D	EEPROM Data Register							0000 0000	0000 0000
EECON2	EEPROM C	ontrol Registe	er 2 (not a p	hysical reg	gister)				0000 0000	0000 0000
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	OSCFIP	—	—	EEIP	_	LVDIP	_	CCP2IP	11 -1-1	11 -1-1
PIR2	OSCFIF	_	—	EEIF		LVDIF	_	CCP2IF	00 -0-0	00 -0-0
PIE2	OSCFIE	—	_	EEIE	—	LVDIE	—	CCP2IE	00 -0-0	00 -0-0

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18F2331/2431/4331/4431 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit Product register pair (PRODH:PRODL). The multiplier does not affect any flags in the STATUS register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between enhanced devices using the single-cycle hardware multiply and performing the same function without the hardware multiply.

8.2 Operation

Example 8-1 shows the sequence to do an 8 x 8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

ARG1 * ARG2 ->
PRODH:PRODL

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVF	ARG2, W	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
9 x 9 Unsigned	Without Hardware Multiply	13	69	6.9 μs	27.6 μs	69 μs	
8 x 8 Unsigned	Hardware Multiply	1	1	100 ns	400 ns	1 μs	
0 × 0 Cianad	Without Hardware Multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 Signed	Hardware Multiply	6	6	600 ns	2.4 μs	6 μs	
16 x 16 Unsigned	Without Hardware Multiply	21	242	24.2 μs	96.8 μs	242 μs	
TO X TO UTISIGNED	Hardware Multiply	24	24	2.4 μs	9.6 μs	24 μs	
16 x 16 Signed	Without Hardware Multiply	52	254	25.4 μs	102.6 μs	254 μs	
	Hardware Multiply	36	36	3.6 μs	14.4 μs	36 μs	

TABLE 8-1: PERFORMANCE COMPARISON

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		$(ARG1L \bullet ARG2L)$

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	ARG1L, W ARG2L	; ARG1L * ARG2L ->
	PRODH, RES1 PRODL, RES0	
MOVF	ARG1H, W ARG2H	; ARG1H * ARG2H -> ; PRODH:PRODL
	PRODH, RES3 PRODL, RES2	
MOVF	ARG1L, W ARG2H	; ARG1L * ARG2H -> ; PRODH:PRODL
ADDWF		; ; Add cross ; products
CLRF	RES2, F WREG RES3, F	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
	ARG1H, W ARG2L	; ; arg1H * arg2L ->
MOVF	PRODL, W	; PRODH:PRODL ; ; Add cross
MOVF	PRODH, W RES2, F	; Add Closs ; products ;
	RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pair's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

KESS.KI	230
=	ARG1H:ARG1L • ARG2H:ARG2L
=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H ^{2} 2^{8}) +$
	$(ARG1L \bullet ARG2L)+$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

MOVF	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L ->
		; PRODH:PRODL
MOVFF	PRODH, RES1	;
MOVFF	PRODL, RESO	;
;		
MOVF	ARG1H, W	
MULWF	ARG2H	; ARG1H * ARG2H ->
		; PRODH:PRODL
MOVFF	PRODH, RES3	;
MOVFF	PRODL, RES2	;
;		
MOVF	ARG1L,W	
MULWF	ARG2H	; ARG1L * ARG2H ->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWFC	RES2, F	;
CLRF	WREG	;
ADDWFC	RES3, F	;
;		
MOVF	ARG1H, W	;
	ARG2L	; ARG1H * ARG2L ->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
	RES2, F	;
CLRF	WREG	;
ADDWFC	RES3, F	;
;		
BTFSS	ARG2H, 7	; ARG2H:ARG2L neg?
BRA	SIGN ARG1	; no, check ARG1
MOVF	ARG1L, W	;
SUBWF	RES2	;
	ARG1H, W	;
SUBWFB	RES3	
;		
SIGN_ARG	1	
BTFSS	ARG1H, 7	; ARG1H:ARG1L neg?
BRA	CONT_CODE	; no, done
MOVF	ARG2L, W	;
SUBWF	RES2	;
	ARG2H, W	;
SUBWFB	RES3	
;		
CONT_COD	E	
:		

9.0 INTERRUPTS

The PIC18F2331/2431/4331/4431 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 000008h and the low-priority interrupt vector is at 000018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

There are thirteen registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority (most interrupt sources have priority bits)

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 00008h or 000018h depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a lowpriority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the Interrupt Control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

PIC18F2331/2431/4331/4431





9.1 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CIE/CIEH: Clobal Interrupt Enable bit
DIL /	GIE/GIEH: Global Interrupt Enable bit
	<u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts
	0 = Disables all interrupts
	When IPEN = 1:
	1 = Enables all high-priority interrupts
	0 = Disables all high-priority interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	When IPEN = 0:
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripheral interrupts
	When IPEN = 1:
	 Enables all low-priority peripheral interrupts Disables all low-priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
bit 5	1 = Enables the TMR0 overflow interrupt
	0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit
	1 = Enables the INT0 external interrupt
	0 = Disables the INT0 external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	1 = Enables the RB port change interrupt for RB7:RB4 pins
	0 = Disables the RB port change interrupt for RB7:RB4 pins
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = TMR0 register has overflowed (must be cleared in software)
	0 = TMR0 register did not overflow
bit 1	INT0IF: INT0 External Interrupt Flag bit
	1 = The INTO external interrupt occurred (must be cleared in software)
	0 = The INTO external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾
	1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
	0 = None of the RB7:RB4 pins have changed state
Note 1:	A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and

Note 1: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1		
RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP		
bit 7							bit (
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown		
bit 7		B Pull-up Enal							
		B pull-ups are oull-ups are ena		hual part latab	voluce				
bit 6		ternal Interrupt	-	•	values				
		•	. U Euge Selec						
	 1 = Interrupt on rising edge 0 = Interrupt on falling edge 								
bit 5	INTEDG1: Ex	ternal Interrupt	1 Edge Select	t bit					
	1 = Interrupt on rising edge								
	•	on falling edge							
bit 4		ternal Interrupt	2 Edge Select	t bit					
		on rising edge on falling edge							
bit 3		ted: Read as '							
bit 2	-	R0 Overflow Int		bit					
	1 = High priority								
	0 = Low prior	rity							
bit 1	Unimplemen	ted: Read as '	כי						
bit 0	RBIP: RB Port Change Interrupt Priority bit								
	1 = High prio								
	0 = Low prior	rity							

REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 7	INT2IP: INT2	2 External Inter	rupt Priority bit				
	1 = High price	,					
L H 0	0 = Low price	-					
bit 6	1 = High prior	1 External Inter	rupt Priority bit				
	0 = Low price	,					
bit 5	•	nted: Read as	'0'				
bit 4	INT2IE: INT2 External Interrupt Enable bit						
		the INT2 exter	•				
	0 = Disables	s the INT2 exte	rnal interrupt				
bit 3		1 External Inter					
		the INT1 exter					
h it O		s the INT1 exte	•				
bit 2 bit 1	-	nted: Read as					
DILI		2 External Inter		(must be cleared	l in software)		
		2 external inter			i ili soltware)		
bit 0	INT1IF: INT1	I External Inter	rupt Flag bit				
	1 = The INT	1 external inter	rupt occurred	(must be cleared	l in software)		
	0 = The INT	1 external inter	rupt did not oc	cur			
Note: In	nterrupt flag bits	s are set when	an interrupt co	ondition occurs,	regardless of	the state of its	corresponding
				are should ensur			

prior to enabling an interrupt. This feature allows for software polling.

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) Registers (PIR1, PIR2 and PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	ADIF: A/D Converter Interrupt Flag bit
	 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete
bit 5	RCIF: EUSART Receive Interrupt Flag bit
	 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The EUSART receive buffer is empty
bit 4	TXIF: EUSART Transmit Interrupt Flag bit
	 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full
bit 3	SSPIF: Synchronous Serial Port Interrupt Flag bit
	 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
	<u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u>
	Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0		
OSCFIF	_	—	EEIF	—	LVDIF	—	CCP2IF		
bit 7		·	•		•		bit C		
Legend:									
R = Readab	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unk	known		
bit 7	OSCFIF: Os	cillator Fail Inter	rupt Flag bit						
		oscillator failed, clock operating	clock input has	s changed to IN	TOSC (must b	e cleared in s	oftware)		
hit 6 5	Unimplemented Deed on 102								

bit 6-5 **Unimplemented:** Read as '0'

010-5	Unimplemented: Read as 0
bit 4	EEIF: EEPROM or Flash Write Operation Interrupt Flag bit
	 1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete or has not been started
bit 3	Unimplemented: Read as '0'
bit 2	LVDIF: Low-Voltage Detect Interrupt Flag bit
	 1 = The supply voltage has fallen below the specified LVD voltage (must be cleared in software) 0 = The supply voltage is greater than the specified LVD voltage
bit 1	Unimplemented: Read as '0'
bit 0	CCP2IF: CCP2 Interrupt Flag bit
	Capture mode:
	1 = A TMR1 register capture occurred (must be cleared in software)
	0 = No TMR1 register capture occurred
	Compare mode:
	1 = A TMR1 register compare match occurred (must be cleared in software)
	0 = No TMR1 register compare match occurred
	PWM mode:
	Not used in this mode.

PIC18F2331/2431/4331/4431

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	—	—	PTIF	IC3DRIF	IC2QEIF	IC1IF	TMR5IF				
bit 7							bit (
Legend:	bla bit	\\/ - \\/ritabla	h:+	II – Unimplon	control bit road	aa '0'					
R = Reada -n = Value		W = Writable '1' = Bit is set		'0' = Bit is clear	nented bit, read	x = Bit is unk	nown				
	alfor	I - DILIS SEL			areu	X - DILISUIK	nown				
bit 7-5	Unimplemen	ted: Read as '	0'								
bit 4	PTIF: PWM 1	Time Base Inter	rupt bit								
				n the PTPER re		pt is issued a	ccording to the				
				ared in software value in the PTI							
bit 3					0						
on o	IC3DRIF: IC3 Interrupt Flag/Direction Change Interrupt Flag bit IC3 Enabled (CAP3CON<3:0>):										
	1 = TMR5 value was captured by the active edge on CAP3 input (must be cleared in software)										
	0 = TMR5 ca	0 = TMR5 capture has not occurred									
		QEI Enabled (QEIM<2:0>):									
	 1 = Direction of rotation has changed (must be cleared in software) 0 = Direction of rotation has not changed 										
bit 2		IC2QEIF: IC2 Interrupt Flag/QEI Interrupt Flag bit									
	IC2 Enabled (CAP2CON<3:0>):										
	1 = TMR5 value was captured by the active edge on CAP2 input (must be cleared in software)										
	0 = TMR5 capture has not occurred										
	<u>QEI Enabled (QEIM<2:0>):</u> 1 = The QEI position counter has reached the MAXCNT value, or the index pulse, INDX, has bee										
		detected. Depends on the QEI operating mode enabled. Must be cleared in software.									
	0 = The QEI	position count		iched the MAX							
	detected										
bit 1		(CAP1CON<3:			1 input (must h	o alcarad in a	offworo)				
		 1 = TMR5 value was captured by the active edge on CAP1 input (must be cleared in software) 0 = TMR5 capture has not occurred 									
		QEI Enabled (QEIM<2:0>), Velocity Measurement mode Enabled (VELM = 0 in QEICON register):									
	1 = Timer5 v	alue was captu	red by the act	ive velocity edg	e (based on PH	IA or PHB inp					
				IC1IF must be		are.					
bit 0				active velocity	euye						
	TMR5IF: Timer5 Interrupt Flag bit 1 = Timer5 time base matched the PR5 value (must be cleared in software)										
	1 = Timer5 ti	me hase match	ed the PR5 ve	alue (must he cl	eared in softwa	re)					

REGISTER 9-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable Registers (PIE1, PIE2 and PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	ADIE: A/D Converter Interrupt Enable bit
	1 = Enables the A/D interrupt0 = Disables the A/D interrupt
bit 5	RCIE: EUSART Receive Interrupt Enable bit
	1 = Enables the EUSART receive interrupt0 = Disables the EUSART receive interrupt
bit 4	TXIE: EUSART Transmit Interrupt Enable bit
	1 = Enables the EUSART transmit interrupt
	0 = Disables the EUSART transmit interrupt
bit 3	SSPIE: Synchronous Serial Port Interrupt Enable bit
	1 = Enables the SSP interrupt0 = Disables the SSP interrupt
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	1 = Enables the CCP1 interrupt0 = Disables the CCP1 interrupt
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the TMR2 to PR2 match interrupt
	0 = Disables the TMR2 to PR2 match interrupt
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit
	1 = Enables the TMR1 overflow interrupt
	0 = Disables the TMR1 overflow interrupt

PIC18F2331/2431/4331/4431

R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0
OSCFIE	—	—	EEIE	—	LVDIE	—	CCP2IE
bit 7							bit 0
-							
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	OSCFIE: Osc	illator Fail Inter	rupt Enable bit	t			
	1 = Enabled						
	0 = Disabled						
bit 6-5	Unimplement	ted: Read as '	כ'				
bit 4	EEIE: Interrup	ot Enable bit					
	1 = Enabled						
	0 = Disabled						
bit 3	Unimplement	ted: Read as ')')				
bit 2	LVDIE: Low-V	oltage Detect	Interrupt Enabl	e bit			
	1 = Enabled						
	0 = Disabled						
bit 1	Unimplement	ted: Read as '	כ'				
bit 0	CCP2IE: CCF	2 Interrupt Ena	able bit				
	1 = Enabled						
	0 = Disabled						

REGISTER 9-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

REGISTER 9-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_		PTIE	IC3DRIE	IC2QEIE	IC1IE	TMR5IE				
oit 7	·					·	bit 0				
Legend:											
R = Readab	le bit	W = Writable b	bit	•	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown				
bit 7-5	•	ented: Read as '0									
bit 4		Time Base Interr	upt Enable bi	t							
		1 = PTIF enabled									
	0 = PTIF di										
oit 3	IC3DRIE: IC3 Interrupt Enable/Direction Change Interrupt Enable bit										
	IC3 Enabled (CAP3CON<3:0>):										
	 1 = IC3 interrupt enabled 0 = IC3 interrupt disabled 										
		d (QEIM<2:0>):									
		e of direction inter	rupt enabled								
		e of direction inter									
bit 2	IC2QEIE: IC2 Interrupt Flag/QEI Interrupt Flag Enable bit										
	IC2 Enabled (CAP2CON<3:0>):										
		1 = IC2 interrupt enabled)									
		errupt disabled									
		QEI Enabled (QEIM<2:0>):									
		 1 = QEI interrupt enabled 0 = QEI interrupt disabled 									
-:- 4		•	:4								
bit 1		IC1IE: IC1 Interrupt Enable bit									
		errupt enabled errupt disabled									
oit 0		mer5 Interrupt En	able bit								
		interrupt enabled									
		interrupt disabled									

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three peripheral interrupt priority registers (IPR1, IPR2 and IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	ADIP	RCIP	TXIP	SSPIP	CCPIP	TMR2IP	TMR1IP
bit 7							bit 0

Legend:					
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	Unimplemented: Read as '0'
bit 6	ADIP: A/D Converter Interrupt Priority bit
	1 = High priority0 = Low priority
bit 5	RC1IP: EUSART Receive Interrupt Priority bit
	1 = High priority0 = Low priority
bit 4	TX1IP: EUSART Transmit Interrupt Priority bit
	1 = High priority0 = Low priority
bit 3	SSP1IP: Synchronous Serial Port Interrupt Priority bit
	1 = High priority0 = Low priority
bit 2	CCP1IP: CCP1 Interrupt Priority bit
	1 = High priority0 = Low priority
bit 1	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit
	1 = High priority0 = Low priority
bit 0	TMR1IP: TMR1 Overflow Interrupt Priority bit
	1 = High priority0 = Low priority

PIC18F2331/2431/4331/4431

REGISTER 9-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

	-		-	-							
R/W-1	U-0	U-0	R/W-1	U-0	R/W-1	U-0	R/W-1				
OSCFIP	—	—	EEIP		LVDIP	_	CCP2IP				
bit 7							bit 0				
Legend:											
R = Readab	ole bit	W = Writable b	pit	U = Unimplem	nented bit, read	l as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 7	OSCFIP: Osc	OSCFIP: Oscillator Fail Interrupt Priority bit									
	1 = High priority										
	0 = Low prior	ity									
bit 6-5	Unimplemen	ted: Read as '0)'								
bit 4	EEIP: Interrupt Priority bit										
	1 = High priority										
	0 = Low priority										
bit 3	Unimplemen	ted: Read as '0)'								
bit 2	LVDIP: Low-Voltage Detect Interrupt Priority bit										
	1 = High priority										
	0 = Low prior	ity									
bit 1	Unimplemen	ted: Read as '0)'								
bit 0	CCP2IP: CCF	P2 Interrupt Pric	ority bit								
	1 = High prio										
		ity/									

0 = Low priority

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_			PTIP	IC3DRIP	IC2QEIP	IC1IP	TMR5IP
bit 7							bit C
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
6:4 7 <i>F</i>	l lucius a lo uno	wheel Deed as '	~'				
bit 7-5	Unimplemented: Read as '0' PTIP: PWM Time Base Interrupt Priority bit						
bit 4			rupt Priority b	IT			
	1 = High priority 0 = Low priority						
bit 3	IC3DRIP: IC3 Interrupt Priority/Direction Change Interrupt Priority bit						
	IC3 Enabled (CAP3CON<3:0>):						
	1 = IC3 interrupt high priority						
	0 = IC3 interrupt low priority						
	<u>QEI Enabled (QEIM<2:0>):</u>						
	1 = Change of direction interrupt high priority						
	0 = Change of direction interrupt low priority						
bit 2	IC2QEIP: IC2 Interrupt Priority/QEI Interrupt Priority bit						
	IC2 Enabled (CAP2CON<3:0>):						
	1 = IC2 interrupt high priority 0 = IC2 interrupt low priority						
	QEI Enabled (QEIM<2:0>):						
	1 = High pr						
	0 = Low priority						
bit 1	IC1IP: IC1	Interrupt Priority	oit				
	1 = High pr						
	0 = Low prive	•					
bit 0	TMR5IP: Ti	mer5 Interrupt Pi	iority bit				
	1 = High pr	•					
	0 = Low pr	iority					

REGISTER 9-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from a powermanaged mode. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-13: RCON: RESET CONTROL REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0				
IPEN	—	_	RI	TO	TO PD		BOR				
bit 7 bit 0											

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6-5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 5-3.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 5-3.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 5-3.
bit 1	POR: Power-on Reset Status bit
	For details of bit operation, see Register 5-3.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 5-3.

9.6 INTx Pin Interrupts

External interrupts on the RC3/INT0, RC4/INT1 and RC5/INT2 pins are edge-triggered; either rising if the corresponding INTEDGx bit is set in the INTCON2 register, or falling if the INTEDGx bit is clear. When a valid edge appears on the RC3/INT0 pin, the corresponding flag bit, INTxIF is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from the power-managed modes if bit INTxIE was set prior to going into power-managed modes. If the Global Interrupt Enable bit (GIE) is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high-priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit, TMR0IF. In 16-bit mode, an overflow (FFFFh \rightarrow 0000h) in the TMR0H:TMR0L registers will set flag bit, TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details.

9.8 **PORTB Interrupt-on-Change**

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3 "Fast Register Stack"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF W TEMP ; W TEMP is in virtual bank ; STATUS TEMP located anywhere MOVFF STATUS, STATUS TEMP MOVEE BSR, BSR TEMP ; BSR TMEP located anywhere ; ; USER ISR CODE ; Restore BSR MOVEE BSR TEMP, BSR W TEMP, W ; Restore WREG MOVF STATUS TEMP, STATUS MOVFF ; Restore STATUS

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Data Latch)

The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port without the interfaces to other peripherals is shown in Figure 10-1.

FIGURE 10-1: GENERIC I/O PORT OPERATION



10.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA<2:4> pins are multiplexed with three input capture pins and Quadrature Encoder Interface pins. Pins RA6 and RA7 are multiplexed with the main oscillator pins. They are enabled as oscillator or I/O pins by the selection of the main oscillator in Configuration Register 1H (see Section 22.1 "Configuration Bits" for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.


The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA3:RA0 and RA5 as A/D Converter inputs is selected by clearing/setting the control bits in the ANSEL0 and ANSEL1 registers.

Note 1:	On	а	Pow	er-on	Rese	et, RA	5:R/	۹0	are			
	conf	configured as analog inputs and read as '0'.										
2:	RA5	j l	/F is	avai	lable	only	on	40	-pin			
	devices (PIC18F4331/4431).											

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

CLRF	PORTA	; Initialize PORTA by ; clearing output
		5 1
		; data latches
CLRF	LATA	; Alternate method
		; to clear output
		; data latches
MOVLW	0x3F	; Configure A/D
MOVWF	ANSEL0	; for digital inputs
MOVLW	OxCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<3:0> as inputs
		; RA<5:4> as outputs

FIGURE 10-2: BLOCK DIAGRAM OF RA0






FIGURE 10-4: BLOCK DIAGRAM OF RA3:RA2




FIGURE 10-3: BLOCK DIAGRAM OF RA1




FIGURE 10-6: BLOCK DIAGRAM OF RA5




FIGURE 10-7: BLOCK DIAGRAM OF RA6





FIGURE 10-8: BLOCK DIAGRAM OF RA7



Name	Bit #	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2/VREF-/CAP1/INDX	bit 2	TTL/ST	Input/output, analog input, VREF-, capture input or QEI index input.
RA3/AN3/VREF+/CAP2/QEA	bit 3	TTL/ST	Input/output, analog input, VREF+, capture input or Quadrature Channel A input.
RA4/AN4/CAP3/QEB	bit 4	TTL/ST	Input/output, analog input, capture input or Quadrature Channel B input.
RA5/AN5/LVDIN ⁽¹⁾	bit 5	TTL	Input/output, analog input or Low-Voltage Detect input.
OSC2/CLKO/RA6	bit 6	TTL	OSC2, clock output or I/O pin.
OSC1/CLKI/RA7	bit 7	TTL	OSC1, clock input or I/O pin.

TABLE 10-1: PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: Only available on PIC18F4331/4431 devices.

TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	Valu all o Res	
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	xx0x	0000	uu0u	0000
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA Dat	LATA Data Output Register							uuuu	uuuu
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA D	PORTA Data Direction Register						1111	1111	1111
ADCON1	VCFG1	VCFG0	_	FIFOEN	BFEMT	BFOVFL	ADPNT1	ADPNT0	00-0	0000	00-1	0000
ANSEL0	ANS7 ⁽²⁾	ANS6 ⁽²⁾	ANS5 ⁽²⁾	ANS4	ANS3	ANS2	ANS1	ANS0	1111	1111	1111	1111
ANSEL1	_	_	_	_	_	_	_	ANS8 ⁽²⁾		1		1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTA.
 Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

2: ANS5 through ANS8 are available only on the PIC18F4331/4431 devices.

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

CLRF	PORTB	; Initialize PORTB by ; clearing output
CLRF	LATB	; data latches ; Alternate method ; to clear output
MOVLW	0xCF	; data latches ; Value used to
MOUTUE		; initialize data ; direction
MOVWF	TRISB	; Set RB<3:0> as inputs ; RB<5:4> as outputs ; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB port change interrupt with flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB<0:3> and RB4 pins are multiplexed with the 14-bit PWM module for PWM<0:3> and PWM5 output. The RB5 pin can be configured by the Configuration bit PWM4MX as the alternate pin for PWM4 output.







FIGURE 10-10: BLOCK DIAGRAM OF RB4









FIGURE 10-12: BLOCK DIAGRAM OF RB7:RB6



Name	Bit #	Buffer	Function
RB0/PWM0	bit 0	TTL ⁽¹⁾	Input/output pin or PCPWM output PWM0. Internal software programmable weak pull-up.
RB1/PWM1	bit 1	TTL ⁽¹⁾	Input/output pin or PCPWM output PWM1. Internal software programmable weak pull-up.
RB2/PWM2	bit 2	TTL(1)	Input/output pin or PCPWM output PWM2. Internal software programmable weak pull-up.
RB3/PWM3	bit 3	TTL(1)	Input/output pin or PCPWM output PWM3. Internal software programmable weak pull-up.
RB4/KBI0/PWM5	bit 4	TTL	Input/output pin (with interrupt-on-change) or PCPWM output PWM5. Internal software programmable weak pull-up.
RB5/KBI1/PWM4/ PGM ⁽³⁾	bit 5	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change) or PCPWM output PWM4. Internal software programmable weak pull-up. Low-Voltage ICSP™ enable pin. ⁽³⁾
RB6/KBI2/PGC	bit 6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/KBI3/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

TABLE 10-3: PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a TTL input when configured as digital I/O.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: Low-Voltage Programming must be enabled.

TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
LATB	LATB Data Output Register									uuuu uuuu
TRISB	PORTB Da	ta Direction		1111 1111	1111 1111					
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	-	RBIP	1111 -1-1	1111 -1-1
INTCON3	INT2IP	INT1IP		INT2IE	INT1IE		INT2IF	INT1IF	11-0 0-00	11-0 0-00

 $\label{eq:legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as `0'. Shaded cells are not used by PORTB.$

10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

FIGURE 10-13: BLOCK DIAGRAM OF RC0

External interrupts, IN0, INT1 and INT2, are placed on RC3, RC4 and RC5 pins, respectively.

SSP alternate interface pins, SDI/SDA, SCK/SCL and SDO are placed on RC4, RC5 and RC7 pins, respectively.


These pins are multiplexed on PORTC and PORTD by using the SSPMX bit in the CONFIG3L register.

EUSART pins RX/DT and TX/CK are placed on RC7 and RC6 pins, respectively.


The alternate Timer5 external clock input, T5CKI, and the alternate TMR0 external clock input, T0CKI, are placed on RC3 and are multiplexed with the PORTD (RD0) pin using the EXCLKMX Configuration bit in <u>CONFIG3H. Fault</u> inputs to the 14-bit PWM module, FLTA and FLTB, are located on RC1 and RC2. FLTA input on RC1 is multiplexed with RD4 using the FLTAMX bit.

EXAMPLE 10-3: INITIALIZING PORTC


CLRF	PORTC	; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	OxCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs
		-













© 2007 Microchip Technology Inc.

FIGURE 10-16: BLOCK DIAGRAM OF RC3




Note 1: The T0CKI/T5CKI bit is multiplexed with RD0 when the EXCLKMX is enabled (= 1) in the Configuration register.


FIGURE 10-17: BLOCK DIAGRAM OF RC4












© 2007 Microchip Technology Inc.

FIGURE 10-20: BLOCK DIAGRAM OF RC7



Name	Bit #	Buffer Type	Function
RC0/T1OSO/T1CKI	bit 0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2/FLTA	bit 1	ST/CMOS	Input/output port pin, Timer1 oscillator input, Capture2 input/ Compare2 output/PWM output when CCP2Mx bit is disabled or FLTA input.
RC2/CCP1/FLTB	bit 2	ST	Input/output port pin, Capture1 input/Compare1 output/PWM1 output or FLTB input.
RC3/T0CKI/T5CKI/INT0	bit 3	ST	Input/output port pin, Timer0 and Timer5 alternate clock input or external interrupt 0.
RC4/INT1/SDI/SDA	bit 4	ST	Input/output port pin, SPI data in, I ² C™ data I/O or external interrupt 1.
RC5/INT2/SCK/SCL	bit 5	ST	Input/output port pin, Synchronous Serial Port clock I/O or external interrupt 2.
RC6/TX/CK/SS	bit 6	ST	Input/output port pin, EUSART asynchronous transmit, EUSART synchronous clock or SPI slave select input.
RC7/RX/DT/SDO	bit 7	ST	Input/output port pin, EUSART asynchronous receive, EUSART synchronous data or SPI data out.

TABLE 10-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	uuuu uuuu
LATC	LATC Data	Output Regi	ster						XXXX XXXX	uuuu uuuu
TRISC	PORTC Da	ata Direction	Register						1111 1111	1111 1111
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	1111 -1-1
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	11-0 0-00

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

10.4 PORTD, TRISD and LATD Registers

Note:	PORTD is only available on PIC18F4331/
	4431 devices.

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: On a Power-on Reset, these pins are configured as digital inputs.

PORTD includes PWM<7:6> complementary fourth channel PWM outputs. PWM4 is the complementary output of PWM5 (the third channel), which is multiplexed with the RB5 pin. This output can be used as the alternate output using the PWM4MX Configuration bit in CONFIG3H when the Low-Voltage Programming pin (PGM) is used on RB5.


RD1, RD2 and RD3 can be used as the alternate output for SDO, SDI/SDA and SCK/SCL using the SSPMX Configuration bit in CONFIG3H.

RD4 an be used as the alternate output for FLTA using the FLTAMX Configuration bit in CONFIG3H.

EXAMPLE 10-4:	INITIALIZING PORTD
---------------	--------------------

CLRF	PORTD	; Initialize PORTD by ; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	OxCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

FIGURE 10-21: BLOCK DIAGRAM OF RD7:RD6







FIGURE 10-23: BLOCK DIAGRAM OF RD4



© 2007 Microchip Technology Inc.

FIGURE 10-24: BLOCK DIAGRAM OF RD3





FIGURE 10-25: BLOCK DIAGRAM OF RD2







FIGURE 10-27: BLOCK DIAGRAM OF RD0



© 2007 Microchip Technology Inc.

TABLE 10-7: PORTD FUNCTIONS

Name	Bit #	Buffer Type	Function
RD0/T0CKI/T5CKI	bit 0	ST	Input/output port pin.
RD1/SDO	bit 1	ST	Input/output port pin.
RD2/SDI/SDA	bit 2	ST	Input/output port pin.
RD3/SCK/SCL	bit 3	ST	Input/output port pin.
RD4/FLTA ⁽¹⁾	bit 4	ST	Input/output port pin.
RD5/PWM4 ⁽²⁾	bit 5	ST	Input/output port pin or PCPWM output PWM4.
RD6/PWM6	bit 6	ST	Input/output port pin or PCPWM output PWM6.
RD7/PWM7	bit 7	ST	Input/output port pin or PCPWM output PWM7.

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: RD4 is the alternate pin for \overline{FLTA} .

2: RD5 is the alternate pin for PWM4.

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX XXXX	uuuu uuuu
LATD	LATD Data	ATD Data Output Register							XXXX XXXX	uuuu uuuu
TRISD	PORTD Da	TD Data Direction Register 1111 11								1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

10.5 PORTE, TRISE and LATE Registers

Note:	PORTE is only available on PIC18F4331/
	4431 devices.

PORTE is a 4-bit wide bidirectional port. Three pins (RE0/AN6, RE1/AN67 and RE2/AN8) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

On a Power-on Reset, RE2:RE0 are Note: configured as analog inputs.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

The fourth pin of PORTE (MCLR/VPP/RE3) is an input only pin. Its operation is controlled by the MCLRE Configuration bit in Configuration Register 3H (CONFIG3H<7>). When selected as a port pin (MCLRE = 0), it functions as a digital input-only pin. As such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's master clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RE3 is enabled as a digital input only if Master Clear functionality
	is disabled.

EXAMPLE 10-5:			INITIALIZING PORTE					
CLRF	PORTE	;	Initialize	PORTE by				

CLKL	FORIE		'	INICIALIZE FORTE DY
			;	clearing output
			;	data latches
CLRF	LATE		;	Alternate method
			;	to clear output
			;	data latches
MOVLW	0x3F		;	Configure A/D
MOVWF	ANSEL0		;	for digital inputs
BCF	ANSEL1,	0	;	
MOVLW	0x03		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISE		;	Set RE<0> as input
			;	RE<1> as output
			;	RE<2> as input
				-

10.5.1 PORTE IN 28-PIN DEVICES

For PIC18F2331/2431 devices, PORTE is only available when master clear functionality is disabled (CONFIG3H<7> = 0). In these cases, PORTE is a single bit, input-only port comprised of RE3 only. The pin operates as previously described.

FIGURE 10-28: BLOCK DIAGRAM OF RE2:RE0





FIGURE 10-29: BLOCK DIAGRAM OF RE3



REGISTER 10-1: TRISE REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
_	—	—	—	_	TRISE2	TRISE1	TRISE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-3 Unii	mplemented: Read as '0'		

Dit 7-5	Unimplemented. Acad as 0
bit 2	TRISE2: RE2 Direction Control bit
	1 = Input
	0 = Output
bit 1	TRISE1: RE1 Direction Control bit
	1 = Input
	0 = Output
bit 0	TRISE0: RE0 Direction Control bit
	1 = Input
	0 = Output

TABLE 10-9: PORTE FUNCTIONS

Name	Bit #	Buffer Type	Function
RE0/AN6	bit 0	ST	Input/output port pin or analog input.
RE1/AN7	bit 1	ST	Input/output port pin or analog input.
RE2/AN8	bit 2	ST	Input/output port pin or analog input.
MCLR/Vpp/RE3	bit 3	ST	Input only port pin or programming voltage input (if $\overline{\text{MCLR}}$ is disabled); Master Clear input or programming voltage input (if $\overline{\text{MCLR}}$ is enabled).

Legend: ST = Schmitt Trigger input

TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTE	—	_	—	_	RE3 ⁽¹⁾	RE2	RE1	RE0	q000	q000
LATE	_	_	_	_	_	LATE Data	a Output Re	gister	xxx	uuu
TRISE			_	_	—	PORTE Da	ata Directio	n Register	111	111
ANSEL0	ANS7 ⁽²⁾	ANS6 ⁽²⁾	ANS5 ⁽²⁾	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
ANSEL1	_	_		-	_		_	ANS8 ⁽²⁾	1	1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition. Shaded cells are not used by PORTE.

Note 1: Implemented only when Master Clear functionality is disabled (CONFIG3H<7> = 0).

2: ANS5 through ANS8 are available only on PIC18F4331/4431 devices.

NOTES:

11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/counter
- Readable and writable
- · Dedicated 8-bit software programmable prescaler
- · Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- · Edge select for external clock

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.


The T0CON register (Register 11-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER


R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR00N	T016BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

R = Reada	able bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	TMR0ON	: Timer0 On/Off Control bit						
	1 = Enab 0 = Stops	les Timer0 ; Timer0						
bit 6	T016BIT:	Timer0 16-Bit Control bit						
		0 is configured as an 8-bit ti 0 is configured as a 16-bit ti						
bit 5	1 = Trans	TOCS : Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKO)						
bit 4	TOSE: Tir	mer0 Source Edge Select bit	t					
		ment on high-to-low transitio ment on low-to-high transitio	•					
bit 3	PSA: Tim	er0 Prescaler Assignment b	bit					
			. Timer0 clock input bypasses her0 clock input comes from pr					
bit 2-0	T0PS2:T	0PS0: Timer0 Prescaler Sele	ect bits					
	110 = 1:1 101 = 1:6 100 = 1:3 011 = 1:1 010 = 1:8	 256 Prescale value 28 Prescale value 24 Prescale value 25 Prescale value 26 Prescale value 36 Prescale value 37 Prescale value 38 Prescale value 39 Prescale value 30 Prescale value 						

FIGURE 11-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RC3/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x..., etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count, but will not change the prescaler
	assignment.

11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep mode, since the timer requires clock cycles, even when T0CS is set.

11.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TMR0L	Timer0 Regis	ster Low Byte							XXXX XXXX	uuuu uuuu
TMR0H	Timer0 Regis	ster High Byte							0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	x000 000x	0000 000u
T0CON	TMR0ON	T016BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA D	ata Directi	on Registe	er			1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by Timer0.

Note 1: RA6 and RA7 are enabled as I/O pins depending on the oscillator mode selected in Configuration Word 1H.

NOTES:

12.0 TIMER1 MODULE

The Timer1 timer/counter module has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module Special Event Trigger
- Status of system clock operation

Figure 12-1 is a simplified block diagram of the Timer1 module.

Register 12-1 details the Timer1 Control register. This register controls the operating mode of the Timer1 module and contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Timer1 oscillator can be used as a secondary clock source in power-managed modes. When the T1RUN bit is set, the Timer1 oscillator provides the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

Legend:									
R = Readable bit W = Writable bit			U = Unimplemented bit,	U = Unimplemented bit, read as '0'					
-n = Value at I	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknowr					
bit 7	RD16: 16	6-Bit Read/Write Mode Enabl	le bit						
		oles register read/write of TIr oles register read/write of Tin	•						
bit 6	T1RUN:	Timer1 System Clock Status	bit						
		ce clock is derived from Time ce clock is derived from anot							
bit 5-4	T1CKPS	1:T1CKPS0: Timer1 Input C	lock Prescale Select bits						
		11 = 1:8 Prescale value							
		Prescale value							
		Prescale value Prescale value							
bit 3		N: Timer1 Oscillator Enable	hit						
		r1 oscillator is enabled							
		r1 oscillator is shut off							
	The oscil	lator inverter and feedback re	esistor are turned off to elimina	ate power drain.					
bit 2	T1SYNC	: Timer1 External Clock Inpu	t Synchronization Select bit						
		<u> IR1CS = 1 (External Clock):</u>							
		ot synchronize external clock hronize external clock input	rinput						
		<u>IR1CS = 0 (Internal Clock):</u>							
		. ,	ternal clock when TMR1CS =	0.					
bit 1	TMR1CS: Timer1 Clock Source Select bit								
	1 = Exte	rnal clock from pin RC0/T10	SO/T13CKI (on the rising edge	e)					
		nal clock (Fosc/4)							
bit 0	TMR10N	I: Timer1 On bit							
	1 = Enal	oles Timer1							
	0 = Stop	s Timer1							

TIMER1 BLOCK DIAGRAM

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

As a timer

FIGURE 12-1:


- · As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the Timer1 Clock Select bit, TMR1CS (T1CON<1>).

When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.


When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2/FLTA and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC1:TRISC0 value is ignored and the pins are read as '0'.

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (see **Section 15.4.4 "Special Event Trigger"**).



Note 1: When enable bit T1OSCEN is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.





12.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 12-1:CAPACITOR SELECTION FOR
THE TIMER OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	27 pF ⁽¹⁾	27 pF ⁽¹⁾

Note 1: Microchip suggests this value as a starting point in validating the oscillator circuit.

- **2:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
- Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- **4:** Capacitor values are for design guidance only.

12.3 Timer1 Oscillator Layout Considerations


The Timer1 oscillator for PIC18F2331/2431/4331/4431 devices incorporates an additional low-power feature. When this option is selected, it allows the oscillator to automatically reduce its power consumption when the microcontroller is in Sleep mode. During normal device operation, the oscillator draws full current. As high noise environments may cause excessive oscillator instability in Sleep mode, this option is best suited for low noise applications, where power conservation is an important design consideration.

<u>The low-power option is enabled by clearing the T1OSCMX bit (CONFIG3L<5>). By default, the option is disabled, which results in a more or less constant current draw for the Timer1 oscillator.</u>


Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.



OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in Timer1 Interrupt Flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

12.5 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "Special Event Trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion if the A/D module is enabled (see Section 15.4.4 "Special Event Trigger" for more information).

Note:	The Special Event Triggers from the
	CCP1 module will not set interrupt flag bit,
	TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the Period register for Timer1.

12.6 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, is valid due to a rollover between reads. A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.7 Using Timer1 as a Real-Time Clock (RTC)

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.2 "Timer1 Oscillator**") gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base, and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

RTCinit			
	MOVLW	0x80	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1OSC	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	MOVLW	.01	; Reset hours to 1
	MOVWF	hours	
	RETURN		; Done

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Valu all c Res	other
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000	0000	-000	0000
PIE1		ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000	0000	-000	0000
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	-111	1111
TMR1L	Timer1 Register Low Byte						XXXX	XXXX	uuuu	uuuu		
TMR1H	Timer1 Register High Byte							XXXX	XXXX	uuuu	uuuu	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	u0uu	uuuu

NOTES:

13.0 TIMER2 MODULE

The Timer2 module has the following features:

- 8-bit Timer register (TMR2)
- 8-bit Period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 13-1. TMR2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. Figure 13-1 is a simplified block diagram of the Timer2 module. Register 13-1 shows the Timer2 Control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

13.1 Timer2 Operation

Timer2 can be used as the PWM time base for the PWM mode of the CCP module. The TMR2 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt, latched in flag bit, TMR2IF (PIR1<1>).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · A write to the TMR2 register
- · A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-3	TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

13.2 Timer2 Interrupt

The Timer2 module has an 8-bit Period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.



13.3

Output of TMR2

it to generate the shift clock.

The output of TMR2 (before the postscaler) is fed to the

Synchronous Serial Port module, which optionally uses

FIGURE 13-1: TIMER2 BLOCK DIAGRAM

TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111 1111	-111 1111
TMR2	Timer2 Register								0000 0000	0000 0000
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Period Register									1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

14.0 TIMER5 MODULE

The Timer5 module implements these features:

- 16-bit timer/counter operation
- Synchronous and Asynchronous Counter modes
- · Continuous Count and Single-Shot Operating modes
- Four programmable prescaler values (1:1 to 1:8)
- · Interrupt generated on period match
- Special Event Trigger Reset function
- Double-buffered registers
- Operation during Sleep
- · CPU wake-up from Sleep
- Selectable hardware Reset input with a wake-up feature

Timer5 is a general purpose timer/counter that incorporates additional features for use with the Motion Feedback Module (see **Section 16.0 "Motion Feedback Module"**). It may also be used as a general purpose timer or a Special Event Trigger delay timer. When used as a general purpose timer, it can be configured to generate a delayed Special Event Trigger (e.g., an ADC Special Event Trigger) using a preprogrammed period delay.

Timer5 is controlled through the Timer5 Control register (T5CON), shown in Register 14-1. The timer can be enabled or disabled by setting or clearing the control bit TMR5ON (T5CON<0>).

A block diagram of Timer5 is shown in Figure 14-1.

REGISTER 14-1: 1	T5CON: TIMER5 CONTROL REGISTER
------------------	---------------------------------------

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T5SEN	RESEN ⁽¹⁾	T5MOD	T5PS1	T5PS0	T5SYNC ⁽²⁾	TMR5CS	TMR5ON
bit 7				•			bit 0

R = Readabl	le bit	W = Writable bit	U = Unimplemented bit	read as '0'
-n = Value at	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	TEOEN	Timer Clean Frable bit		
Dit 7	1 = Time	Timer5 Sleep Enable bit er5 enabled during Sleep er5 disabled during Sleep		
bit 6	1 = Spec	Special Event Trigger Reset cial Event Trigger Reset disal cial Event Trigger Reset enab	bled	
bit 5	1 = Sing	Timer5 Mode bit le-Shot mode enabled tinuous Count mode enabled		
bit 4-3	T5PS1:T 11 = 1:8 10 = 1:4 01 = 1:2 00 = 1:1	5PS0: Timer5 Input Clock Pr	escale Select bits	
bit 2	<u>When TN</u> 1 = Do r 0 = Syno <u>When TN</u>	<u>/IR5CS = 1:</u> not synchronize external clocl chronize external clock input /IR5CS = 0:	t Synchronization Select bit ⁽²⁾ < input ternal clock when TMR5CS =	0.
bit 1	1 = Exte	: Timer5 Clock Source Selec rnal clock from pin T5CKI nal clock (TcY)	st bit	
bit 0	1 = Time	I: Timer5 On bit er5 enabled er5 disabled		

2: For Timer5 to operate during Sleep mode, T5SYNC must be set.




FIGURE 14-1: TIMER5 BLOCK DIAGRAM (16-BIT READ/WRITE MODE SHOWN)

14.1 Timer5 Operation

Timer5 combines two 8-bit registers to function as a 16-bit timer. The TMR5L register is the actual low byte of the timer; it can be read and written to directly. The high byte is contained in an unmapped register; it is read and written to through TMR5H, which serves as a buffer. Each register increments from 00h to FFh.

A second register pair, PR5H and PR5L, serves as the Period register; it sets the maximum count for the TMR5 register pair. When TMR5 reaches the value of PR5, the timer rolls over to 00h and sets the TMR5IF interrupt flag. A simplified block diagram of the Timer5 module is shown in Figure 2-1.

Note: The Timer5 may be used as a general purpose timer and as the time base resource to the Motion Feedback Module (Input Capture or Quadrature Encoder Interface).

Timer5 supports three configurations:

- 16-Bit Synchronous Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

In Synchronous Timer configuration, the timer is clocked by the internal device clock. The optional Timer5 prescaler divides the input by 2, 4, 8 or not at all (1:1). The TMR5 register pair increments on Q1. Clearing TMR5CS (= 0) selects the internal device clock as the timer sampling clock.

In Synchronous Counter mode configuration, the timer is clocked by the external clock (T5CKI) with the optional prescaler. The external T5CKI is selected by setting the TMR5CS bit (TMR5CS = 1); the internal clock is selected by clearing TMR5CS. The external clock is synchronized to the internal clock by clearing the T5SYNC bit. The input on T5CKI is sampled on every Q2 and Q4 of the internal clock. The low to rise transition is decoded on three adjacent samples and the Timer5 is incremented on the next Q1. The T5CKI minimum pulse-width high and low time must be greater than TcY/2.

In Asynchronous Counter mode configuration, Timer5 is clocked by the external clock (T5CKI) with the optional prescaler. In this mode, T5CKI is not synchronized to the internal clock. By setting TMR5CS, the external input clock (T5CKI) can be used as the counter sampling clock. When T5SYNC is set, the external clock is not synchronized to the internal device clock.

The timer count is not reset automatically when the module is disabled. The user may write the Counter register to initialize the counter.

Note: The Timer5 module does NOT prevent writes to the PR5 registers (PR5H:PR5L) while the timer is enabled. Writing to PR5 while the timer is enabled may result in unexpected period match events.

14.1.1 CONTINUOUS COUNT AND SINGLE-SHOT OPERATION

Timer5 has two operating modes: Continuous Count and Single-Shot.

Continuous Count mode is selected by clearing the T5MOD control bit (= 0). In this mode, the Timer5 time base will start incrementing according to the prescaler settings until a TMR5/PR5 match occurs, or until TMR5 rolls over (FFFFh to 0000h). The TMR5IF interrupt flag is set, the TMR5 register is reset on the following input clock edge and the timer continues to count for as long as the TMR5ON bit remains set.

Single-Shot mode is selected by setting T5MOD (= 1). In this mode, the Timer5 time base begins to increment according to the prescaler settings until a TMR5/PR5 match occurs. This causes the TMR5IF interrupt flag to be set, the TMR5 register pair to be cleared on the following input clock edge and the TMR5ON bit to be cleared by the hardware to halt the timer.

The Timer5 time base can only start incrementing in Single-Shot mode under two conditions:

- 1. Timer5 is enabled (TMR5ON is set), or
- Timer5 is disabled and a Special Event Trigger Reset is present on the Timer5 Reset input. (See Section 14.7 "Timer5 Special Event Trigger Reset Input" for additional information).

14.2 16-Bit Read/Write and Write Modes

As noted, the actual high byte of the Timer5 register pair is mapped to TMR5H, which serves as a buffer. Reading TMR5L will load the contents of the high byte of the register pair into the TMR5H register. This allows the user to accurately read all 16 bits of the register pair without having to determine whether a read of the high byte, followed by the low byte, is valid due to a rollover between reads.

Since the actual high byte of the Timer5 register pair is not directly readable or writable, it must be read and written to through the Timer5 High Byte Buffer register (TMR5H). The T5 high byte is updated with the contents of TMR5H when a write occurs to TMR5L. This allows a user to write all 16 bits to both the high and low bytes of Timer5 at once. Writes to TMR5H do not clear the Timer5 prescaler. The prescaler is only cleared on writes to TMR5L.

14.2.1 16-BIT READ-MODIFY-WRITE

Read-modify-write instructions, like BSF and BCF, will read the contents of a register, make the appropriate changes and place the result back into the register. The write portion of a read-modify-write instruction of TMR5H will not update the contents of the high byte of TMR5 until a write of TMR5L takes place. Only then will the contents of TMR5H be placed into the high byte of TMR5.

14.3 Timer5 Prescaler

The Timer5 clock input (either TCY or the external clock) may be divided by using the Timer5 programmable prescaler. The prescaler control bits, T5PS1:T5PS0 (T5CON<4:3>), select a prescale factor of 2, 4, 8 or no prescale.

The Timer5 prescaler is cleared by any of the following:

- A write to the Timer5 register
- Disabling Timer5 (TMR5ON = 0)
- A device Reset such as Master Clear, POR or BOR

Note:	Writing to the T5CON register does not
	clear the Timer5.

14.4 Noise Filter

The Timer5 module includes an optional input noise filter, designed to reduce spurious signals in noisy operating environments. The filter ensures that the input is not permitted to change until a stable value has been registered for three consecutive sampling clock cycles.

The noise filter is part of the input filter network associated with the Motion Feedback Module (see **Section 16.0 "Motion Feedback Module"**). All of the filters are controlled using the Digital Filter Control (DFLTCON) register (Register 16-3). The Timer5 filter can be individually enabled or disabled by setting or clearing the FLT4EN bit (DFLTCON<6>). It is disabled on all Brown-out Resets.

For additional information, refer to **Section 16.3** "**Noise Filters**" in the Motion Feedback Module.

14.5 Timer5 Interrupt

Timer5 has the ability to generate an interrupt on a period match. When the PR5 register is loaded with a new period value (00FFh), the Timer5 time base increments until its value is equal to the value of PR5. When a match occurs, the Timer5 interrupt is generated on the rising edge of Q4; TMR5IF is set on the next Tcy.

The interrupt latency (i.e., the time elapsed from the moment Timer5 rolls over until TMR5IF is set) will not exceed 1 Tcy. When the Timer5 clock input is prescaled and a TMR5/PR5 match occurs, the interrupt will be generated on the first Q4 rising edge after TMR5 resets.

14.6 Timer5 Special Event Trigger Output

A Timer5 Special Event Trigger is generated on a TMR5/PR5 match. The Special Event Trigger is generated on the falling edge of Q3.

Timer5 must be configured for either Synchronous mode (Counter or Timer) to take advantage of the Special Event Trigger feature. If Timer5 is running in Asynchronous Counter mode, the Special Event Trigger may not work and should not be used.

14.7 Timer5 Special Event Trigger Reset Input

In addition to the Special Event Trigger output, Timer5 has a Special Event Trigger Reset input that may be used with Input Capture Channel 1 (IC1) of the Motion Feedback Module. To use the Special Event Trigger Reset, the Capture 1 Control register, CAP1CON, must be configured for one of the Special Event Trigger modes (CAP1M3:CAP1M0 = 1110 or 1111). The Special Event Trigger Reset can be disabled by setting the RESEN control bit (T5CON<6>).

The Special Event Trigger Reset resets the Timer5 time base. This reset occurs in either Continuous Count or Single-Shot modes.

14.7.1 WAKE-UP ON IC1 EDGE

The Timer5 Special Event Trigger Reset input can act as a Timer5 wake-up and a start-up pulse. Timer5 must be in Single-Shot mode and disabled (TMR5ON = 0). An active edge on the CAP1 input pin will set TMR5ON. The timer is subsequently incremented on the next following clock according to the prescaler and the Timer5 clock settings. A subsequent hardware time-out (such as TMR5/PR5 match) will clear the TMR5ON bit and stop the timer.

14.7.2 DELAYED ACTION EVENT TRIGGER

An active edge on CAP1 can also be used to initiate some later action delayed by the Timer5 time base. In this case, Timer5 increments as before after being triggered. When the hardware time-out occurs, the Special Event Trigger output is generated and used to trigger another action, such as an A/D conversion. This allows a given hardware action to be referenced from a capture edge on CAP1 and delayed by the timer.

The event timing for the delayed action event trigger is discussed further in **Section 16.1 "Input Capture"**.

14.7.3 SPECIAL EVENT TRIGGER RESET WHILE TIMER5 IS INCREMENTING

In the event that a bus write to Timer5 coincides with a Special Event Trigger Reset, the bus write will always take precedence over the Special Event Trigger Reset.

14.8 Operation in Sleep Mode

When Timer5 is configured for asynchronous operation, it will continue to increment each timer clock (or prescale multiple of clocks). Executing the SLEEP instruction will either stop the timer or let the timer continue, depending on the setting of the Timer5 Sleep Enable bit, T5SEN. If T5SEN is set (= 1), the timer continues to run when the SLEEP instruction is executed and the external clock is selected (TMR5CS = 1). If T5SEN is cleared, the timer stops when a SLEEP instruction is executed, regardless of the state of the TMR5CS bit.

To summarize, Timer5 will continue to increment when a SLEEP instruction is executed only if all of these bits are set:

- TMR5ON
- T5SEN
- TMR5CS
- T5SYNC

14.8.1 INTERRUPT DETECT IN SLEEP MODE

When configured as described above, Timer5 will continue to increment on each rising edge on T5CKI while in Sleep mode. When a TMR5/PR5 match occurs, an interrupt is generated which can wake the part.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all c	ie on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
IPR3	—	—	_	PTIP	IC3DRIP	IC2QEIP	IC1IP	TMR5IP	1	1111	1	1111
PIE3	_	_	_	PTIE	IC3DRIE	IC2QEIE	IC1IE	TMR5IE	0	0000	0	0000
PIR3	—	_	—	PTIF	IC3DRIF	IC2QEIF	IC1IF	TMR5IF	0	0000	0	0000
TMR5H	Timer5 Re	gister High E	Byte						XXXX	XXXX	uuuu	uuuu
TMR5L	TImer5 Re	TImer5 Register Low Byte								XXXX	uuuu	uuuu
PR5H	Timer5 Per	riod Register	High Byte						1111	1111	1111	1111
PR5L	Timer5 Per	riod Register	Low Byte						1111	1111	1111	1111
T5CON	T5SEN	RESEN	T5MOD	T5PS1	T5PS0	T5SYNC	TMR5CS	TMR5ON	0000	0000	0000	0000
CAP1CON	_	CAP1REN		_	CAP1M3	CAP1M2	CAP1M1	CAP1M0	-0	0000	-0-0	0000
DFLTCON	_	FLT4EN	FLT3EN	FLT2EN	FLT1EN	FLTCK2	FLTCK1	FLTCK0	-000	0000	-000	0000

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER5

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are not used by the Timer5 module.

NOTES:

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

The CCP (Capture/Compare/PWM) module contains a 16-bit register that can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. Table 15-1 shows the timer resources required for each of the CCP module modes.

The operation of CCP1 is identical to that of CCP2, with the exception of the Special Event Trigger. Therefore, operation of a CCP module is described with respect to CCP1, except where noted.

15.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

TABLE 15-1: CCP MODE – TIMER RESOURCES

CCP Mode	Timer Resources
Capture	Timer1
Compare	Timer1
PWM	Timer2

15.2 CCP2 Module

Capture/Compare/PWM Register 2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

REGISTER 15-1: CCPxCON: CCPx CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7				bit 0			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4	DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0
	Capture mode:
	Unused.
	Compare mode:
	Unused.
	PWM mode:
	These bits are the two LSBs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The upper eight bits (DCxB9:DCxB2) of the duty cycle are found in CCPRxL.
bit 3-0	CCPxM3:CCPxM0: CCPx Mode Select bits
	0000 = Capture/Compare/PWM disabled (resets CCPx module)
	0001 = Reserved
	0010 = Compare mode; toggle output on match (CCPxIF bit is set)
	0011 = Reserved
	0100 = Capture mode; every falling edge
	0101 = Capture mode; every rising edge
	0110 = Capture mode; every 4th rising edge
	0111 = Capture mode; every 16th rising edge
	1000 = Compare mode; initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set)
	1001 = Compare mode; initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set)
	1010 = Compare mode; generate software interrupt on compare match (CCPxIF bit is set, CCPx pin is unaffected)
	1011 = Compare mode; Special Event Trigger (CCPxIF bit is set)
	11xx = PWM mode

15.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- · every falling edge
- · every rising edge
- · every 4th rising edge
- · every 16th rising edge

The event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

15.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 pin is configured as an							
	output, a write to the port can cause a							
	capture condition.							

15.3.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode to be used with the capture feature. In Asynchronous Counter mode, the capture operation may not work.

15.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit, CCP1IE (PIE1<2>), clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

15.3.4 CCP PRESCALER


There are four prescaler settings specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F	; Turn CCP module off
MOVLW	NEW_CAPT_PS	; Load WREG with the
		; new prescaler mode
		; value and CCP ON
MOVWF	CCP1CON	; Load CCP1CON with
		; this value





15.4 Compare Mode

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin:

- is driven high
- is driven low
- toggles output (high-to-low or low-to-high)
- remains unchanged (interrupt only)

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit CCP1IF (CCP2IF) is set.

15.4.1 CCP PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the appropriate TRISC bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the PORTC I/O data latch.

15.4.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

15.4.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The Special Event Trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The Special Event Trigger output of CCP2 resets the TMR1 register pair. Additionally, the CCP2 Special Event Trigger will start an A/D conversion if the A/D module is enabled.

Note: The Special Event Trigger from the CCP2 module will not set the Timer1 interrupt flag bit.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, E		all o	ie on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0	000x	0000	000u
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0	0000	-000	0000
PIE1		ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0	0000	-000	0000
IPR1		ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111 1	1111	-111	1111
TRISC	PORTC Da	ata Direction	Register						1111 1	1111	1111	1111
TMR1L	Timer1 Register Low Byte						XXXX X	xxxx	uuuu	uuuu		
TMR1H	Timer1 Register High Byte								XXXX X	xxxx	uuuu	uuuu
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0	0000	uuuu	uuuu
CCPR1L	Capture/Co	mpare/PWN	I Register 1	Low Byte					XXXX X	xxxx	uuuu	uuuu
CCPR1H	Capture/Co	mpare/PWN	I Register 1	High Byte					XXXX X	xxxx	uuuu	uuuu
CCP1CON			DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0	0000	00	0000
CCPR2L	Capture/Co	mpare/PWN	I Register 2	Low Byte					XXXX X	xxxx	uuuu	uuuu
CCPR2H	Capture/Co	mpare/PWN	I Register 2	High Byte					XXXX X	xxxx	uuuu	uuuu
CCP2CON	—	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0	0000	00	0000
PIR2	OSCFIF	_	_	EEIF	_	LVDIF	—	CCP2IF	00 -	-0-0	00	-0-0
PIE2	OSCFIE	_	_	EEIE	_	LVDIE	_	CCP2IE	00 -	-0-0	00	-0-0
IPR2	OSCFIP			EEIP		LVDIP	_	CCP2IP	11 -	-1-1	11	-1-1

TABLE 15-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture, Compare and Timer1.

15.5 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 15-3 shows a simplified block diagram of the CCP1 module in PWM mode.


For a step-by-step procedure on how to set up the CCP1 module for PWM operation, see Section 15.5.3 "Setup for PWM Operation".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (period) and a time that the output is high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





15.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation:

EQUATION 15-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the deter- mination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the DWM output
	the PWM output.

15.5.2 PWM DUTY CYCLE


The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation:

EQUATION 15-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register. The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation:

EQUATION 15-3:



Note:	If the PWM duty cycle value is longer than
	the PWM period, the CCP1 pin will not be
	cleared.

15.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP1 module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 15-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MH
--

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

TABLE 15-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2 Bit 1 Bit 0			Value on POR, BOR		ie on other sets		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000	0000	-000	0000
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000	0000	-000	0000
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111	1111	-111	1111
TRISC	PORTC Data Direction Register							1111	1111	1111	1111	
TMR2	Timer2 Register								0000	0000	0000	0000
PR2	Timer2 Pe	riod Registe	r						1111	1111	1111	1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
CCPR1L	Capture/Co	ompare/PWI	M Register 1	Low Byte					XXXX	XXXX	uuuu	uuuu
CCPR1H	Capture/Co	ompare/PWI	M Register 1	High Byte					XXXX	XXXX	uuuu	uuuu
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
CCPR2L	L Capture/Compare/PWM Register 2 Low Byte								XXXX	XXXX	uuuu	uuuu
CCPR2H	Capture/Compare/PWM Register 2 High Byte								XXXX	XXXX	uuuu	uuuu
CCP2CON	—	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

16.0 MOTION FEEDBACK MODULE

The Motion Feedback Module (MFM) is a special purpose peripheral designed for motion feedback applications. Together with the Power Control PWM (PCPWM) module (see Section 17.0 "Power Control PWM Module"), it provides a variety of control solutions for a wide range of electric motors.

The module actually consists of two hardware submodules:

- Input Capture (IC)
- Quadrature Encoder Interface (QEI)

Together with Timer5 (see **Section 14.0 "Timer5 Module"**), these modules provide a number of options for motion and control applications.

Many of the features for the IC and QEI submodules are fully programmable, creating a flexible peripheral structure that can accommodate a wide range of in-system uses. An overview of the available features is presented in Table 16-1. A simplified block diagram of the entire Motion Feedback Module is shown in Figure 16-1.

Note: Because the same input pins are common to the IC and QEI submodules, only one of these two submodules may be used at any given time. If both modules are on, the QEI submodule will take precedence.

Submodule	Mode(s)	Features	Timer	Function
IC (3x)	SynchronousInput Capture	 Flexible Input Capture modes Available Prescaler Selectable Time Base Reset Special Event Trigger for ADC Sampling/Conversion or optional TMR5 Reset feature (CAP1 only) Wake-up from Sleep function Selectable Interrupt Frequency Optional Noise Filter 	TMR5	 3x Input Capture (edge capture, pulse-width, period measurement, capture on change) Special Event Triggers the A/D Conversion on the CAP1 Input
QEI	QEI	 Detect Position Detect Direction of Rotation Large Bandwidth (Fcy/16) Optional Noise Filter 	16-Bit Position Counter	Position MeasurementDirection of Rotation Status
	Velocity Measurement	 2x and 4x Update modes Velocity Event Postscaler Counter Overflow Flag for Low Rotation Speed Utilizes Input Capture 1 Logic (IC1) High and Low Velocity Support 	TMR5	 Precise Velocity Measurement Direction of Rotation Status

TABLE 16-1: SUMMARY OF MOTION FEEDBACK MODULE FEATURES

PIC18F2331/2431/4331/4431




FIGURE 16-1: MOTION FEEDBACK MODULE BLOCK DIAGRAM

16.1 Input Capture

The Input Capture (IC) submodule implements the following features:

- Three channels of independent input capture (16-bits/channel) on the CAP1, CAP2 and CAP3 pins
- Edge-Trigger, Period or Pulse-Width Measurement Operating modes for each channel
- Programmable prescaler on every input capture channel
- Special Event Trigger output (IC1 only)
- Selectable noise filters on each capture input

Input Channel 1 (IC1) includes a Special Event Trigger that can be configured for use in Velocity Measurement mode. Its block diagram is shown in Figure 16-2. IC2 and IC3 are similar, but lack the Special Event Trigger features or additional velocity measurement logic. A representative block diagram is shown in Figure 16-3. Please note that the time base is Timer5.




FIGURE 16-2: INPUT CAPTURE BLOCK DIAGRAM FOR IC1

Note 1: CAP1BUF register is reconfigured as VELR register when QEI mode is active.
 QEI generated velocity pulses, vel_out, are downsampled to produce this velocity capture signal.




FIGURE 16-3: INPUT CAPTURE BLOCK DIAGRAM FOR IC2 AND IC3

The three input capture channels are controlled through the Input Capture Control registers, CAP1CON, CAP2CON and CAP3CON. Each channel is configured independently with its dedicated register. The implementation of the registers is identical except for the Special Event Trigger (see Section 16.1.8 "Special Event Trigger (CAP1 Only)"). The typical Capture Control register is shown in Register 16-1.

Note: Throughout this section, references to registers and bit names that may be associated with a specific capture channel will be referred to generically by the use of the term 'x' in place of the channel number. For example, 'CAPxREN' may refer to the Capture Reset Enable bit in CAP1CON, CAP2CON or CAP3CON.

REGISTER 16-1: CAPXCON: INPUT CAPTURE x CONTROL REGISTER

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	CAPxREN	—	—	CAPxM3	CAPxM2	CAPxM1	CAPxM0
bit 7 bit 0							

R = Readable bit W = Writable	bit U = Unimplemented	bit, read as '0'
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	CAPxREN: Time Base Reset Enable bit
	1 = Enabled
	0 = Disable selected time base Reset on capture
bit 5-4	Unimplemented: Read as '0'
bit 3-0	CAPxM3:CAPxM0: Input Capture x (ICx) Mode Select bits
	 1111 = Special Event Trigger mode; the trigger occurs on every rising edge on CAP1 input⁽¹⁾ 1110 = Special Event Trigger mode; the trigger occurs on every falling edge on CAP1 input⁽¹⁾
	1101 = Unused
	1100 = Unused
	1011 = Unused
	1010 = Unused
	1001 = Unused
	1000 = Capture on every CAPx input state change
	0111 = Pulse-Width Measurement mode, every rising to falling edge
	0110 = Pulse-Width Measurement mode, every falling to rising edge
	0101 = Frequency Measurement mode, every rising edge
	0100 = Capture mode, every 16th rising edge
	0011 = Capture mode, every 4th rising edge
	0010 = Capture mode, every rising edge
	0001 = Capture mode, every falling edge
	0000 = Input Capture x (ICx) off

Note 1: Special Event Trigger is only available on CAP1. For CAP2 and CAP3, this configuration is unused.

PIC18F2331/2431/4331/4431


When in Counter mode, the counter must be configured as the synchronous counter only (T5SYNC = 0). When configured in Asynchronous mode, the IC module will not work properly.

- Note 1: Input capture prescalers are reset (cleared) when the input capture module is disabled (CAPxM = 0000).
 - 2: When the Input Capture mode is changed without first disabling the module and entering the new Input Capture mode, a false interrupt (or Special Event Trigger on IC1) may be generated. The user should either: (1) disable the input capture before entering another mode, or (2) disable IC interrupts to avoid false interrupts during IC mode changes.
 - **3:** During IC mode changes, the prescaler count will not be cleared, therefore the first capture in the new IC mode may be from the non-zero prescaler.

16.1.1 EDGE CAPTURE MODE

In this mode, the value of the time base is captured either on every rising edge, every falling edge, every 4th rising edge, or every 16th rising edge. The edge present on the input capture pin (CAP1, CAP2 or CAP3) is sampled by the synchronizing latch. The signal is used to load the Input Capture Buffer (ICxBUF register) on the following Q1 clock (see Figure 16-4). Consequently, Timer5 is either reset to '0' (Q1 immediately following the capture event) or left free running, depending on the setting of the Capture Reset Enable bit, CAPxREN, in the CAPxCON register.

Note: On the first capture edge following the setting of the Input Capture mode (i.e., MOVWF CAP1CON), Timer5 contents are always captured into the corresponding Input Capture Buffer (i.e., CAPxBUF). Timer5 can optionally be reset; however, this is dependent on the setting of the Capture Reset Enable bit, CAPxREN (see Figure 16-4).



- 3: TMR5 value is latched by CAP1BUF on Tcy. In the event that a write to TMR5 coincides with an input capture event, the write will always take precedence. All Input Capture Buffers, CAP1BUF, CAP2BUF and CAP3BUF, are updated with the incremented value of the time base on the next Tcy clock edge when the capture event takes place (see Note 4 when Reset occurs).
- 4: TMR5 Reset is normally an asynchronous Reset signal to TMR5. When used with the input capture, it is active immediately after the time base value is captured.
- 5: TMR5 Reset pulse is disabled by clearing the CAP1REN bit (e.g., BCF CAP1CON, CAP1REN).

FIGURE 16-4: EDGE CAPTURE MODE TIMING


16.1.2 PERIOD MEASUREMENT MODE

The Period Measurement mode is selected by setting CAPxM3:CAPxM0 = 0101. In this mode, the value of Timer5 is latched into the CAPxBUF register on the rising edge of the input capture trigger and Timer5 is subsequently reset to 0000h (optional by setting CAPxREN = 1) on the next TCY (see capture and Reset relationship in Figure 16-4).

16.1.3 PULSE-WIDTH MEASUREMENT MODE

The Pulse-Width Measurement mode can be configured for two different edge sequences, such that the pulse width is based on either the falling to rising edge of the CAPx input pin (CAPxM3:CAPxM0 = 0110), or on the rising to falling edge (CAPxM3:CAPxM0 = 0111). Timer5 is always reset on the edge when the measurement is first initiated. For example, when the measurement is based on the falling to rising edge, Timer5 is first reset on the falling edge and the timer value is captured on the rising edge thereafter. Upon entry into the Pulse-Width Measurement mode, the very first edge detected on the CAPx pin is always captured. The TMR5 value is reset on the first active edge (see Figure 16-5).

FIGURE 16-5: PULSE-WIDTH MEASUREMENT MODE TIMING



16.1.3.1 Pulse-Width Measurement Timing

Pulse-width measurement accuracy can only be ensured when the pulse-width high and low present on the CAPx input exceeds one TcY clock cycle. The limitations depend on the mode selected:


- When CAPxM3:CAPxM0 = 0110 (rising to falling edge delay), the CAPx input high pulse width (TCCH) must exceed TCY + 10 ns.
- When CAPxM3:CAPxM0 = 0111 (falling to rising edge delay), the CAPx input low pulse width (TCCL) must exceed TCY + 10 ns.
 - Note 1: The Period Measurement mode will produce valid results upon sampling of the second rising edge of the input capture. CAPxBUF values latched during the first active edge after initialization are invalid.
 - 2: The Pulse-Width Measurement mode will latch the value of the timer upon sampling of the first input signal edge by the input capture.

16.1.4 INPUT CAPTURE ON STATE CHANGE

When CAPxM3:CAPxM0 = 1000, the value is captured on every signal change on the CAPx input. If all three capture channels are configured in this mode, the three input captures can be used as the Hall effect sensor state transition detector. The value of Timer5 can be captured, Timer5 reset and the interrupt generated. Any change on CAP1, CAP2 or CAP3 is detected and the associated time base count is captured.

For position and velocity measurement in this mode, the timer can be optionally reset (see **Section 16.1.6 "Timer5 Reset"** for Reset options).

FIGURE 16-6: INPUT CAPTURE ON STATE CHANGE (HALL EFFECT SENSOR MODE)



- **Note 1:** TMR5 can be selected as the time base for input capture. Time base can be optionally reset when the Capture Reset Enable bit is set (CAPxREN = 1).
 - 2: Detailed CAPxBUF event timing (all modes reflect same capture and Reset timing) is shown in Figure 16-4. There are six commutation BLDC Hall effect sensor states shown. The other two remaining states (i.e., 000h and 111h) are invalid in the normal operation. They remain to be decoded by the CPU firmware in BLDC motor application.

16.1.5 ENTERING INPUT CAPTURE MODE AND CAPTURE TIMING

The following is a summary of functional operation upon entering any of the Input Capture modes:

- After the module is configured for one of the Capture modes by setting the Capture Mode Select bits (CAPxM3:CAPxM0), the first detected edge captures the Timer5 value and stores it in the CAPxBUF register. The timer is then reset (depending on the setting of CAPxREN bit) and starts to increment according to its settings (see Figure 16-4, Figure 16-5 and Figure 16-6).
- 2. On all edges, the capture logic performs the following:
 - a) Input Capture mode is decoded and the active edge is identified.
 - b) The CAPxREN bit is checked to determine whether Timer5 is reset or not.
 - c) On every active edge, the Timer5 value is recorded in the Input Capture Buffer (CAPxBUF).
 - Reset Timer5 after capturing the value of the timer when the CAPxREN bit is enabled. Timer5 is reset on every active capture edge in this case.
 - e) On all continuing capture edge events, repeat steps (a) through (d) until the operational mode is terminated, either by user firmware, POR or BOR.
 - f) The timer value is not affected when switching into and out of various Input Capture modes.

16.1.6 TIMER5 RESET

Every input capture trigger can optionally reset (TMR5). The Capture Reset Enable bit, CAPxREN, gates the automatic Reset of the time base of the capture event with this enable Reset signal. All capture events reset the selected timer when CAPxREN is set. Resets are disabled when CAPxREN is cleared (see Figure 16-4, Figure 16-5 and Figure 16-6).

Note:	The	CAPxREN	bit	has	no	effect	in
	Pulse-Width Measuremer				mod	e.	


16.1.7 IC INTERRUPTS

There are four operating modes for which the IC module can generate an interrupt and set one of the Interrupt Capture Flag bits (IC1IF, IC2QEIF or IC3DRIF). The interrupt flag that is set depends on the channel in which the event occurs. The modes are:

- Edge Capture (CAPxM3:CAPxM0 = 0001, 0010, 0011 or 0100)
- Period Measurement Event (CAPxM3:CAPxM0 = 0101)
- Pulse-Width Measurement Event (CAPxM3:CAPxM0 = 0110 or 0111)
- State Change Event (CAPxM3:CAPxM0 = 1000)
 - **Note:** The Special Event Trigger is generated only in the Special Event Trigger mode on the CAP1 input (CAP1M2:CAP1M0 = 1110 and 1111). IC1IF interrupt is not set in this mode.

The timing of interrupt and Special Event Trigger events is shown in Figure 16-7. Any active edge is detected on the rising edge of Q2 and propagated on the rising edge of Q4 rising edge. If an active edge happens to occur any later than this (on the falling edge of Q2, for example), then it will be recognized on the next Q2 rising edge.

FIGURE 16-7: CAPX INTERRUPTS AND IC1 SPECIAL EVENT TRIGGER



be configured in the Special Event Trigger mode (CAP1M<3:0> = 1110 or 1111).

16.1.8 SPECIAL EVENT TRIGGER (CAP1 ONLY)

The Special Event Trigger mode of IC1 (CAP1M3:CAP1M0 = 1110 or 1111) enables the Special Event Trigger signal. The trigger signal can be used as the Special Event Trigger Reset input to TMR5, resetting the timer when the specific event happens on IC1. The events are summarized in Table 16-2.

TABLE 16-2:	SPECIAL EVENT TRIGGE	R
		••

CAP1M3: CAP1M0	Description		
1110	The trigger occurs on every falling edge on the CAP1 input.		
1111	The trigger occurs on every rising edge on the CAP1 input.		

16.1.9 OPERATING MODES SUMMARY

Table 16-3 shows a summary of the input capture configuration when used in conjunction with the TMR5 timer resource.

16.1.10 OTHER OPERATING MODES

Although the IC and QEI submodules are mutually exclusive, the IC can be reconfigured to work with the QEI module to perform specific functions. In effect, the QEI "borrows" hardware from the IC to perform these operations.

For velocity measurement, the QEI uses dedicated hardware in channel IC1. The CAP1BUF registers are remapped, becoming the VELR registers. Its operation and use are described in **Section 16.2.6** "**Velocity Measurement**".

While in QEI mode, the CAP2BUF and CAP3BUF registers of channel IC2 and IC3 are used for position determination. They are remapped as the POSCNT and MAXCNT Buffer registers, respectively.

Pin	CAPxM	Mode	Timer	Reset Timer on Capture	Description
CAP1	0001-0100	Edge Capture	TMR5	optional ⁽¹⁾	Simple Edge Capture mode (includes a selectable prescaler).
	0101	Period Measurement	TMR5	optional ⁽¹⁾	Captures Timer5 on period boundaries.
	0110-0111	Pulse-Width Measurement	TMR5	always	Captures Timer5 on pulse boundaries.
	1000	Input Capture on State Change	TMR5	optional ⁽¹⁾	Captures Timer5 on state change.
	1110-1111	Special Event Trigger (rising or falling edge)	TMR5	optional ⁽²⁾	Used as a Special Event Trigger to be used with the Timer5 or other peripheral modules.
CAP2	0001-0100	Edge Capture	TMR5	optional ⁽¹⁾	Simple Edge Capture mode (includes a selectable prescaler).
	0101	Period Measurement	TMR5	optional ⁽¹⁾	Captures Timer5 on period boundaries.
	0110-0111	Pulse-Width Measurement	TMR5	always	Captures Timer5 on pulse boundaries.
	1000	Input Capture on State Change	TMR5	optional ⁽¹⁾	Captures Timer5 on state change.
CAP3	0001-0100	Edge Capture	TMR5	optional ⁽¹⁾	Simple Edge Capture mode (includes a selectable prescaler).
	0101	Period Measurement	TMR5	optional ⁽¹⁾	Captures Timer5 on period boundaries.
	0110-0111	Pulse-Width Measurement	TMR5	always	Captures Timer5 on pulse boundaries.
	1000	Input Capture on State Change	TMR5	optional ⁽¹⁾	Captures Timer5 on state change.

TABLE 16-3: INPUT CAPTURE TIME BASE RESET SUMMARY

Note 1: Timer5 may be reset on capture events only when CAPxREN = 1.

2: Trigger mode will not reset Timer5 unless $\overline{\text{RESEN}} = 0$ in the T5CON register.

16.2 Quadrature Encoder Interface

The Quadrature Encoder Interface (QEI) decodes speed and motion sensor information. It can be used in any application that uses a quadrature encoder for feedback. The interface implements these features:

- Three QEI inputs: two phase signals (QEA and QEB) and one index signal (INDX)
- Direction of movement detection with a direction change interrupt (IC3DRIF)
- 16-bit up/down position counter
- Standard and High-Precision Position Tracking modes
- Two Position Update modes (x2 and x4)
- Velocity measurement with a programmable postscaler for high-speed velocity measurement
- Position counter interrupt (IC2QEIF in the PIR3 register)
- Velocity control interrupt (IC1IF in the PIR3 register)

The QEI submodule has three main components: the QEI control logic block, the position counter and velocity postscaler.

The QEI control logic detects the leading edge on the QEA or QEB phase input pins and generates the count pulse, which is sent to the position counter logic. It also samples the index input signal (INDX) and generates the direction of the rotation signal (up/down) and the velocity event signals.

The position counter acts as an integrator for tracking distance traveled. The QEA and QEB input edges serve as the stimulus to create the input clock which advances the Position Counter register (POSCNT). The register is incremented on either the QEA input edge, or the QEA and QEB input edges, depending on the operating mode. It is reset either by a rollover on match to the Period register, MAXCNT, or on the external index pulse input signal (INDX). An interrupt is generated on a reset of POSCNT if the position counter interrupt is enabled.

The velocity postscaler down samples the velocity pulses used to increment the velocity counter by a specified ratio. It essentially divides down the number of velocity pulses to one output per so many inputs, preserving the pulse width in the process.

A simplified block-diagram of the QEI module is shown in Figure 16-8.




FIGURE 16-8: QEI BLOCK DIAGRAM

16.2.1 QEI CONFIGURATION

The QEI module shares its input pins with the Input Capture (IC) module. The inputs are mutually exclusive; only the IC module or the QEI module (but not both) can be enabled at one time. Also, because the IC and QEI are multiplexed to the same input pins, the programmable noise filters can be dedicated to one module only. The operation of the QEI is controlled by the QEICON Configuration register (see Register 16-2).

Note:	In the event that both QEI and IC are
	enabled, QEI will take precedence and IC
	will remain disabled.

REGISTER 16-2: QEICON: QUADRATURE ENCODER INTERFACE CONTROL REGISTER

R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VELM	QERR ⁽¹⁾	UP/DOWN	QEIM2 ^(2,3)	QEIM1 ^(2,3)	QEIM0 ^(2,3)	PDEC1	PDEC0
bit 7							bit 0

Legend:							
R = Read	able bit	W = Writable bit	U = Unimplemented bit,	, read as '0'			
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7	1 = Veloc	elocity Mode bit ity mode disabled ity mode enabled					
bit 6	 0 = Velocity mode enabled QERR: QEI Error bit⁽¹⁾ 1 = Position counter overflow or underflow⁽⁴⁾ 0 = No overflow or underflow 						
bit 5	UP/DOW 1 = Forw 0 =Revers		us bit				
bit 4-2	QEIM2:QEIM0: QEI Mode bits ^(2,3) 111 = Unused 110 = QEI enabled in 4x Update mode; position counter reset on period match (POSCNT = MAXCM 101 = QEI enabled in 4x Update mode; INDX resets the position counter 100 = Unused 010 = QEI enabled in 2x Update mode; position counter reset on period match (POSCNT = MAXCM 001 = QEI enabled in 2x Update mode; INDX resets the position counter 000 = QEI off						
bit 1-0	PDEC1:P 11 = 1:64 10 = 1:16 01 = 1:4		ction Ratio bits				

- 00 = 1:1
- Note 1: QEI must be enabled and in Index mode.
 - 2: QEI mode select must be cleared (= 000) to enable CAP1, CAP2 or CAP3 inputs. If QEI and IC modules are both enabled, QEI will take precedence.
 - **3:** Enabling one of the QEI operating modes remaps the IC Buffer registers, CAP1BUFH, CAP1BUFL, CAP2BUFH, CAP2BUFL, CAP3BUFH and CAP3BUFL, as the VELRH, VELRL, POSCNTH, POSCNTL, MAXCNTH and MAXCNTL registers (respectively) for the QEI.
 - 4: QERR bit must be cleared in software.

16.2.2 QEI MODES

Position measurement resolution depends on how often the Position Counter register, POSCNT, is incremented. There are two QEI Update modes to measure the rotor's position: QEI x2 and QEI x4.

QEIM2: QEIM0	Mode/ Reset	Description
000		QEI disabled. ⁽¹⁾
001	x2 update/ index pulse	Two clocks per QEA pulse. INDX resets POSCNT.
010	x2 update/ period match	Two clocks per QEA pulse. POSCNT reset by the period match (MAXCNT).
011	—	Unused.
100	—	Unused.
101	x4 update/ index pulse	Four clocks per QEA and QEB pulse pair. INDX resets POSCNT.
110	x4 update/ period match	Four clocks per QEA and QEB pulse pair. POSCNT reset by the period match (MAXCNT).
111	—	Unused.

Note 1: QEI module is disabled. The position counter and the velocity measurement functions are fully disabled in this mode.

16.2.2.1 QEI x2 Update Mode

QEI x2 Update mode is selected by setting the QEI Mode Select bits (QEIM2:QEIM0) to '001' or '010'. In this mode, the QEI logic detects every edge on the QEA input only. Every rising and falling edge on the QEA signal clocks the position counter.

The position counter can be reset by either an input on the INDX pin (QEIM2:QEIM0 = 001), or by a period match, even when the POSCNT register pair equals MAXCNT (QEIM2:QEIM0 = 010).

16.2.2.2 QEI x4 Update Mode

QEI x4 Update mode provides for a finer resolution of the rotor position, since the counter increments or decrements more frequently for each QEA/QEB input pulse pair than in QEI x2 mode. This mode is selected by setting the QEI mode select bits to '101' or '110'. In QEI x4, the phase measurement is made on the rising and the falling edges of both QEA and QEB inputs. The position counter is clocked on every QEA and QEB edge.

Like QEI x2 mode, the position counter can be reset by an input on the pin (QEIM2:QEIM0 = 101), or by the period match event (QEIM2:QEIM0 = 010).

16.2.3 QEI OPERATION

The Position Counter register pair (POSCNTH: POSCNTL) acts as an integrator, whose value is proportional to the position of the sensor rotor that corresponds to the number of active edges detected. POSCNT can either increment or decrement, depending on a number of selectable factors which are decoded by the QEI logic block. These include the Count mode selected, the phase relationship of QEA to QEB ("lead/lag"), the direction of rotation and if a Reset event occurs. The logic is detailed in the sections that follow.

16.2.3.1 Edge and Phase Detect

In the first step, the active edges of QEA and QEB are detected, and the phase relationship between them is determined. The position counter is changed based on the selected QEI mode.

In QEI x2 Update mode, the position counter increments or decrements on every QEA edge based on the phase relationship of the QEA and QEB signals.

In QEI x4 Update mode, the position counter increments or decrements on every QEA and QEB edge based on the phase relationship of the QEA and QEB signals. For example, if QEA leads QEB, the position counter is incremented by '1'. If QEB lags QEA, the position counter is decremented by '1'.

16.2.3.2 Direction of Count

The QEI control logic generates a signal that sets the UP/DOWN bit (QEICON<5>); this in turn determines the direction of the count. When QEA leads QEB, UP/DOWN is set (= 1) and the position counter increments on every active edge. When QEA lags QEB, UP/DOWN is cleared and the position counter decrements on every active edge.

TABLE 16-5:DIRECTION OF ROTATION

Current	P	Pos.			
Signal Detected	Rising		Falling		Cntrl. ⁽¹⁾
	QEA	QEB	QEA	QEB	
QEA Rising				х	INC
		х			DEC
QEA Falling				х	DEC
		х			INC
QEB Rising	х				INC
			х		DEC
QEB Falling			х		INC
	х				DEC

Note 1: When UP/DOWN = 1, the position counter is incremented; when UP/DOWN = 0, the position counter is decremented.

16.2.3.3 Reset and Update Events

The position counter will continue to increment or decrement until one of the following events takes place. The type of event and the direction of rotation when it happens determines if a register Reset or update occurs.

1. An index pulse is detected on the INDX input (QEIM2:QEIM0 = 001).

If the encoder is traveling in the **forward** direction, POSCNT is reset (00h) on the next clock edge after the index marker, INDX, has been detected. The position counter resets on the QEA or QEB edge once the INDX rising edge has been detected.

If the encoder is traveling in the **reverse** direction, the value in the MAXCNT register is loaded into POSCNT on the next quadrature pulse edge (QEA or QEB) after the falling edge on INDX has been detected.

2. A POSTCNT/MAXCNT period match occurs (QEIM2:QEIM0 = 010).

If the encoder is traveling in the **forward** direction, POSCNT is reset (00h) on the next clock edge when POSCNT = MAXCNT. An interrupt event is triggered on the next TCY after the Reset (see Figure 16-10)

If the encoder is traveling in the **reverse** direction and the value of POSCNT reaches 00h, POSCNT is loaded with the contents of the MAXCNT register on the next clock edge. An interrupt event is triggered on the next TCY after the load operation (see Figure 16-10).

The value of the position counter is not affected during QEI mode changes, nor when the QEI is disabled altogether.

16.2.4 QEI INTERRUPTS

The position counter interrupt occurs and the interrupt flag (IC2QEIF) is set, based on the following events:

- A POSCNT/MAXCNT period match event (QEIM2:QEIM0 = 010 or 110)
- A POSCNT rollover (FFFFh to 0000h) in Period mode only (QEIM2:QEIM0 = 010 or 110)
- · An index pulse detected on INDX

The interrupt timing diagrams for IC2QEIF are shown in Figure 16-10 and Figure 16-11.

When the direction has changed, the direction change interrupt flag (IC3DRIF) is set on the following TcY clock (see Figure 16-10).

If the position counter rolls over in Index mode, the QERR bit will be set.

16.2.5 QEI SAMPLE TIMING

The quadrature input signals, QEA and QEB, may vary in quadrature frequency. The minimum quadrature input period, TQEI, is 16 TCY.

The position count rate, FPOS, is directly proportional to the rotor's RPM, line count D and QEI Update mode (x2 versus x4); that is,

EQUATION 16-1:


 $FPOS = \frac{4D \cdot RPM}{60}$

Note: The number of incremental lines in the position encoder is typically set at D = 1024 and the QEI Update mode = x4.


The maximum position count rate (i.e., x4 QEI Update mode, D = 1024) with F_{CY} = 10 MIPS is equal to 2.5 MHz, which corresponds to FQEI of 625 kHz.

Figure 16-9 shows QEA and QEB quadrature input timing when sampled by the noise filter.

PIC18F2331/2431/4331/4431










FIGURE 16-11: QEI MODULE RESET TIMING WITH THE INDEX INPUT

- **Note 1:** POSCNT register is shown in QEI x4 Update mode (POSCNT increments on every rising and every falling edge of QEA and QEB input signals).
 - 2: When INDX Reset pulse is detected, POSCNT is reset to '0' on the next QEA or QEB edge. POSCNT is set to MAXCNT when POSCNT = 0 (when decrementing), which occurs on the next QEA or QEB edge. Similar Reset sequence occurs for the reverse direction except that the INDX signal is recognized on its falling edge. The Reset is generated on the next QEA or QEB edge.
 - 3: IC2QEIF is enabled for one TCY clock cycle.
 - 4: Position counter is loaded with '0000h' (i.e., Reset) on the next QEA or QEB edge when INDX is high.
 - **5:** Position counter is loaded with MAXCNT value (e.g., 1527h) on the next QEA or QEB edge following the INDX falling edge input signal detect).
 - 6: IC2QEIF must be cleared in software.

16.2.6 VELOCITY MEASUREMENT

The velocity pulse generator, in conjunction with the IC1 and the synchronous TMR5 (in synchronous operation), provides a method for high accuracy speed measurements at both low and high mechanical motor speeds. The Velocity mode is enabled when the VELM bit is cleared (= 0) and QEI is set to one of its operating modes (see Table 16-6).

To optimize register space, the Input Capture Channel 1 (IC1) is used to capture TMR5 counter values. Input Capture Buffer register, CAP1BUF, is redefined in Velocity Measurement mode, $\overline{VELM} = 0$, as the Velocity Register Buffer (VELRH, VELRL).

TABLE 16-6: VELOCITY PULSES

QEIM<2:0>	Velocity Event Mode
001	x2 Velocity Event mode. The velocity
010	pulse is generated on every QEA edge.
101	x4 Velocity Event mode. The velocity
110	pulse is generated on every QEA and
	QEB active edge.


16.2.6.1 Velocity Event Timing

The event pulses are reduced by a fixed ratio by the velocity pulse divider. The divider is useful for high-speed measurements where the velocity events happen frequently. By producing a single output pulse for a given number of input event pulses, the counter can track larger pulse counts (i.e., distance travelled) for a given time interval. Time is measured by utilizing the TMR5 time base.

Each velocity pulse serves as a capture pulse. With the TMR5 in Synchronous Timer mode, the value of TMR5 is captured on every output pulse of the postscaler. The counter is subsequently reset to '0'. TMR5 is reset upon a capture event.

Figure 16-13 shows the velocity measurement timing diagram.

FIGURE 16-12: VELOCITY MEASUREMENT BLOCK DIAGRAM






FIGURE 16-13: VELOCITY MEASUREMENT TIMING⁽¹⁾

- Note 1: Timing shown is for QEIM<2:0> = 101, 110 or 111 (x4 Update mode enabled) and the velocity postscaler divide ratio is set to divide by 4 (PDEC<1:0> = 01).
 - 2: VELR register latches the TMR5 count on the "velcap" capture pulse. Timer5 must be set to the Synchronous Timer or Counter mode. In this example, it is set to the Synchronous Timer mode, where the TMR5 prescaler divide ratio = 1 (i.e., Timer5 clock = Tcr).
 - 3: The TMR5 counter is reset on the next Q1 clock cycle following the "velcap" pulse. TMR5 value is unaffected when the Velocity Measurement mode is first enabled (VELM = 0). The velocity postscaler values must be reconfigured to their previous settings when re-entering Velocity Measurement mode. While making speed measurements of very slow rotational speeds (e.g., servo-controller applications), the Velocity Measurement mode may not provide sufficient precision. The Pulse-Width Measurement mode may have to be used to provide the additional precision. In this case, the input pulse is measured on the CAP1 input pin.
 - 4: IC1IF interrupt is enabled by setting IC1IE as follows: BSF PIE2, IC1IE. Assume IC1E bit is placed in PIE2 Peripheral Interrupt Enable register in the target device. The actual IC1IF bit is written on Q2 rising edge.
 - 5: Post decimation value is changed from PDEC = 01 (decimate by 4) to PDEC = 00 (decimate by 1).

16.2.6.2 Velocity Postscaler

The velocity event pulse (velcap, see Figure 16-12) serves as the TMR5 capture trigger to IC1 while in the Velocity mode. The number of velocity events are reduced by the velocity postscaler before they are used as the input capture clock. The velocity event reduction ratio can be set with the PDEC1:PDEC0 control bits (QEICON<1:0>) to 1:4, 1:16, 1:64 or no reduction (1:1).

The velocity postscaler settings are automatically reloaded from their previous values as the Velocity mode is re-enabled.

16.2.6.3 CAP1REN in Velocity Mode

The TMR5 value can be reset (TMR5 register pair = 0000h) on a velocity event capture by setting the CAP1REN bit (CAP1CON<6>). When CAP1REN is cleared, the TMR5 time base will not be reset on any velocity event capture pulse. The VELR register pair, however, will continue to be updated with the current TMR5 value.

16.3 Noise Filters

The Motion Feedback Module includes three noise rejection filters on CAP1/INDX, CAP2/QEA and CAP3/QEB. The filter block also includes a fourth filter for the T5CKI pin. They are intended to help reduce spurious noise spikes which may cause the input signals to become corrupted at the inputs. The filter ensures that the input signals are not permitted to change until a stable value has been registered for three consecutive sampling clock cycles.

The filters are controlled using the Digital Filter Control (DFLTCON) register (see Register 16-3). The filters can be individually enabled or disabled by setting or clearing the corresponding FLTxEN bit in the DFLTCON register. The sampling frequency, which must be the same for all three noise filters, can be

programmed by the FLTCK2:FLTCK0 Configuration bits. TCY is used as the clock reference to the clock divider block.

The noise filters can either be added or removed from the input capture or QEI signal path by setting or clearing the appropriate FLTxEN bit, respectively. Each capture channel provides for individual enable control of the filter output. The FLT4EN bit enables or disabled the noise filter available on T5CKI input in the Timer5 module.

The filter network for all channels is disabled on Power-on and Brown-out Resets, as the DFLTCON register is cleared on Resets. The operation of the filter is shown in the timing diagram in Figure 16-14.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLT4EN	FLT3EN ⁽¹⁾	FLT2EN ⁽¹⁾	FLT1EN ⁽¹⁾	FLTCK2	FLTCK1	FLTCK0
bit 7	·						bit 0
Legend:							
R = Reada		W = Writable	oit	U = Unimplem		d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	iown
bit 7	-	nted: Read as '0					
bit 6		se Filter Output	Enable bit, T5	CKI Input			
	1 = Enabled 0 = Disabled						
bit 5	FLT3EN: Noi	se Filter Output	Enable bit, CA	P3/QEB Input ⁽¹)		
	1 = Enabled						
	0 = Disabled						
bit 4	bit 4 FLT2EN: Noise Filter Output Enable bit, CAP2/QEA Input ⁽¹⁾						
	1 = Enabled 0 = Disabled						
bit 3	FLT1EN: Noise Filter Output Enable bit, CAP1/INDX Input ⁽¹⁾						
	1 = Enabled						
	0 = Disabled						
bit 2-0	FLTCK<2:0>: Noise Filter Clock Divider Ratio bits						
	111 = Unused						
	110 = 1:128						
	101 = 1:64						
	100 = 1:32 011 = 1:16						
	011 = 1.16 010 = 1.4						
	001 = 1:2						
	000 = 1:1						
Note 1:	Noise filter outp	out enables are f	unctional in bo	th QEI and IC C	perating mode	es.	

REGISTER 16-3: DFLTCON: DIGITAL FILTER CONTROL REGISTER

Note: The Noise Filter is intended for random high-frequency filtering and not continuous high-frequency filtering.

PIC18F2331/2431/4331/4431




FIGURE 16-14: NOISE FILTER TIMING DIAGRAM (CLOCK DIVIDER = 1:1)

16.4 IC and QEI Shared Interrupts

The IC and QEI submodules can each generate three distinct interrupt signals; however, they share the use of the same three interrupt flags in register PIR3. The meaning of a particular interrupt flag at any given time depends on which module is active at the time the interrupt is set. The meaning of the flags in context are summarized in Table 16-7.

When the IC submodule is active, the three flags (IC1IF, IC2QEIF and IC3DRIF) function as interrupt-on-capture event flags for their respective input capture channels. The channel must be configured for one of the events that will generate an interrupt (see Section 16.1.7 "IC Interrupts" for more information).

When the QEI is enabled, the IC1IF interrupt flag indicates an interrupt caused by a velocity measurement event, usually an update of the VELR register. The IC2QEIF interrupt indicates that a position measurement event has occurred. IC3DRIF indicates that a direction change has been detected.

MEANING OF IC AND QEI TABLE 16-7: INTERRUPT FLAGS

Interrupt	Meaning			
Flag	IC Mode	QEI Mode		
IC1IF	IC1 Capture Event	Velocity Register Update		
IC2QEIF	IC2 Capture Event	Position Measurement Update		
IC3DRIF	IC3 Capture Event	Direction Change		

16.5 **Operation in Sleep Mode**

16.5.1 **3x INPUT CAPTURE IN SLEEP** MODE

Since the input capture can operate only when its time base is configured in a Synchronous mode, the input capture will not capture any events. This is because the device's internal clock has been stopped and any internal timers in Synchronous modes will not increment. The prescaler will continue to count the events (not synchronized).

When the specified capture event occurs, the CAPx interrupt will be set. The Capture Buffer register will be updated upon wake-up from sleep to the current TMR5 value. If the CAPx interrupt is enabled, the device will wake-up from Sleep. This effectively enables all input capture channels to be used as the external interrupts.

16.5.2 **QEI IN SLEEP MODE**

All QEI functions are halted in Sleep mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
IPR3		-		PTIP	IC3DRIP	IC2QEIP	IC1IP	TMR5IP	1 1111	1 1111
PIE3	-	—	—	PTIE	IC3DRIE	IC2QEIE	IC1IE	TMR5IE	0 0000	0 0000
PIR3		-		PTIF	IC3DRIF	IC2QEIF	IC1IF	TMR5IF	0 0000	0 0000
TMR5H	Timer5 Reg	gister High B	yte						XXXX XXXX	uuuu uuuu
TMR5L	Timer5 Reg	gister Low By	rte						XXXX XXXX	uuuu uuuu
PR5H	Timer5 Per	riod Register	High Byte						1111 1111	1111 1111
PR5L	Timer5 Per	riod Register	Low Byte						1111 1111	1111 1111
T5CON	T5SEN	RESEN	T5MOD	T5PS1	T5PS0	T5SYNC	TMR5CS	TMR5ON	0000 0000	0000 0000
CAP1BUFH/ VELRH	Capture 1	Register High	n Byte/Velocit	y Register I	ligh Byte ⁽¹⁾				XXXX XXXX	սսսս սսսս
CAP1BUFL/ VELRL	Capture 1	Register Low	Byte/Velocity	/ Register L	ow Byte ⁽¹⁾				XXXX XXXX	սսսս սսսս
CAP2BUFH/ POSCNTH	Capture 2	Register High	n Byte/QEI Po	sition Cour	iter Register	High Byte ⁽¹⁾			XXXX XXXX	սսսս սսսս
CAP2BUFL/ POSCNTL	Capture 2	Register Low	Byte/QEI Po	sition Coun	ter Register	Low Byte ⁽¹⁾			XXXX XXXX	սսսս սսսս
CAP3BUFH/ MAXCNTH	Capture 3	Register High	n Byte/QEI Ma	ax. Count Li	mit Register	High Byte ⁽¹⁾			XXXX XXXX	uuuu uuuu
CAP3BUFL/ MAXCNTL	Capture 3	Register Low	Byte/QEI Ma	ix. Count Lii	mit Register	Low Byte ⁽¹⁾			XXXX XXXX	uuuu uuuu
CAP1CON	_	CAP1REN	_	_	CAP1M3	CAP1M2	CAP1M1	CAP1M0	-0 0000	-0 0000
CAP2CON	_	CAP2REN	_	_	CAP2M3	CAP2M2	CAP2M1	CAP2M0	-0 0000	-0 0000
CAP3CON	_	CAP3REN	_	_	CAP3M3	CAP3M2	CAP3M1	CAP3M0	-0 0000	-0 0000
DFLTCON	—	FLT4EN	FLT3EN	FLT2EN	FLT1EN	FLTCK2	FLTCK1	FLTCK0	-000 0000	-000 0000
QEICON	VELM	QERR	UP/DOWN	QEIM2	QEIM1	QEIM0	PDEC1	PDEC0	0000 0000	0000 0000

TABLE 16-8: REGISTERS ASSOCIATED WITH THE M	NOTION FEEDBACK MODULE
---	------------------------

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are not used by the Motion Feedback Module.

Note 1: Register name and function determined by which submodule is selected (IC/QEI, respectively). See Section 16.1.10 "Other Operating Modes" for more information.

NOTES:

17.0 POWER CONTROL PWM MODULE

The Power Control PWM module simplifies the task of generating multiple, synchronized Pulse-Width Modulated (PWM) outputs for use in the control of motor controllers and power conversion applications. In particular, the following power and motion control applications are supported by the PWM module:

- Three-Phase and Single-Phase AC Induction Motors
- Switched Reluctance Motors
- Brushless DC (BLDC) Motors
- Uninterruptible Power Supplies (UPS)
- Multiple DC Brush Motors


The PWM module has the following features:

- Up to eight PWM I/O pins with four duty cycle generators. Pins can be paired to get a complete half-bridge control.
- Up to 14-bit resolution, depending upon the PWM period.
- "On-the-fly" PWM frequency changes.
- Edge and Center-Aligned Output modes.
- · Single-Pulse Generation mode.
- Programmable dead-time control between paired PWMs.
- Interrupt support for asymmetrical updates in Center-Aligned mode.
- Output override for Electrically Commutated Motor (ECM) operation; for example, BLDC.
- Special Event Trigger comparator for scheduling other peripheral events.
- PWM outputs disable feature sets PWM outputs to their inactive state when in Debug mode.


The Power Control PWM module supports three PWM generators and six output channels on PIC18F2331/2431 devices, and four generators and eight channels on PIC18F4331/4431 devices. A simplified block diagram of the module is shown in Figure 17-1. Figure 17-2 and Figure 17-3 show how the module hardware is configured for each PWM output pair for the Complementary and Independent Output modes.

Each functional unit of the PWM module will be discussed in subsequent sections.


FIGURE 17-1: POWER CONTROL PWM MODULE BLOCK DIAGRAM











This module contains four duty cycle generators, numbered 0 through 3. The module has eight PWM output pins, numbered 0 through 7. The eight PWM outputs are grouped into output pairs of even and odd numbered outputs. In Complementary modes, the even PWM pins must always be the complement of the corresponding odd PWM pin. For example, PWM0 will be the complement of PWM1, PWM2 will be the complement of PWM3 and so on. The dead-time generator inserts an OFF period called "dead time" between the going OFF of one pin to the going ON of the complementary pin of the paired pins. This is to prevent damage to the power switching devices that will be connected to the PWM output pins.

The time base for the PWM module is provided by its own 12-bit timer, which also incorporates selectable prescaler and postscaler options.

^{© 2007} Microchip Technology Inc.

17.1 Control Registers

The operation of the PWM module is controlled by a total of 22 registers. Eight of these are used to configure the features of the module:

- PWM Timer Control Register 0 (PTCON0)
- PWM Timer Control Register 1 (PTCON1)
- PWM Control Register 0 (PWMCON0)
- PWM Control Register 1 (PWMCON1)
- Dead-Time Control Register (DTCON)
- Output Override Control Register (OVDCOND)
- Output State Register (OVDCONS)
- Fault Configuration Register (FLTCONFIG)

There are also 14 registers that are configured as seven register pairs of 16 bits. These are used for the configuration values of specific features. They are:

- PWM Time Base Registers (PTMRH and PTMRL)
- PWM Time Base Period Registers (PTPERH and PTPERL)
- PWM Special Event Trigger Compare Registers (SEVTCMPH and SEVTCMPL)
- PWM Duty Cycle #0 Registers (PDC0H and PDC0L)
- PWM Duty Cycle #1 Registers (PDC1H and PDC1L)
- PWM Duty Cycle #2 Registers (PDC2H and PDC2L)
- PWM Duty Cycle #3 Registers (PDC3H and PDC3L)

All of these register pairs are double-buffered.

17.2 Module Functionality

The PWM module supports several modes of operation that are beneficial for specific power and motor control applications. Each mode of operation is described in subsequent sections.


The PWM module is composed of several functional blocks. The operation of each is explained separately in relation to the several modes of operation:

- PWM Time Base
- PWM Time Base Interrupts
- PWM Period
- PWM Duty Cycle
- Dead-Time Generators
- · PWM Output Overrides
- PWM Fault Inputs
- PWM Special Event Trigger

17.3 PWM Time Base

The PWM time base is provided by a 12-bit timer with prescaler and postscaler functions. A simplified block diagram of the PWM time base is shown in Figure 17-4. The PWM time base is configured through the PTCON0 and PTCON1 registers. The time base is enabled or disabled by respectively setting or clearing the PTEN bit in the PTCON1 register.

Note: The PTMR register pair (PTMRL:PTMRH) is not cleared when the PTEN bit is cleared in software.



The PWM time base can be configured for four different modes of operation:

- Free-Running mode
- Single-Shot mode
- Continuous Up/Down Count mode
- Continuous Up/Down Count mode with interrupts for double updates

These four modes are selected by the PTMOD1:PTMOD0 bits in the PTCON0 register. The Free-Running mode produces edge-aligned PWM generation. The Continuous Up/Down Count modes produce center-aligned PWM generation. The Single-Shot mode allows the PWM module to support pulse control of certain Electronically Commutated Motors (ECMs) and produces edge-aligned operation.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTOPS3	PTOPS2	PTOPS1	PTOPS0	PTCKPS1	PTCKPS0	PTMOD1	PTMOD0
bit 7						•	bit 0
Legend:							
R = Reada	ble bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
	0000 = 1:1 P 0001 = 1:2 P						
	1111 = 1:16	Postscale					
bit 3-2	PTCKPS1:P	TCKPS0: PWM	Time Base Inp	out Clock Presca	ale Select bits		
	01 = PWM tir 10 = PWM tir	me base input c me base input c me base input c me base input c	lock is Fosc/10 lock is Fosc/64	6 (1:4 prescale) 4 (1:16 prescale	e)		
bit 1-0	PTMOD1:PT	MOD0: PWM Ti	me Base Mod	e Select bits			
	updates					ith interrupts fo	r double PWM
		me base operate			Count mode		

REGISTER 17-1: PTCON0: PWM TIMER CONTROL REGISTER 0

- 01 = PWM time base configured for Single-Shot mode
- 00 = PWM time base operates in a Free-Running mode

REGISTER 17-2: PTCON1: PWM TIMER CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
PTEN	PTDIR	—	—	—	—	—	-
bit 7							bit 0
Logond							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 7 PTEN: PWM Time Base Timer Enable bit
 - 1 = PWM time base is on
 - 0 = PWM time base is off
- PTDIR: PWM Time Base Count Direction Status bit bit 6
 - 1 = PWM time base counts down
- 0 = PWM time base counts up

Unimplemented: Read as '0' bit 5-0

	-						
U-0	R/W-1 ⁽¹⁾	R/W-1 ⁽¹⁾	R/W-1 ⁽¹⁾	R/W-0	R/W-0	R/W-0	R/W-0
	PWMEN2	PWMEN1	PWMEN0	PMOD3 ⁽³⁾	PMOD2	PMOD1	PMOD0
bit 7	·						bit C
Legend:							
R = Read	lable bit	W = Writable b	oit	U = Unimplem	ented bit, read	l as '0'	
-n = Valu	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	Unimplemer	nted: Read as '0	,				
bit 6-4	PWMEN2:PV	WMENO: PWM N	/lodule Enable	bits ⁽¹⁾			
	101 = AII PV 100 = PWM 011 = PWM 010 = PWM 001 = PWM	1, PWM3 pins en VM I/O pins enal 0, PWM1, PWM 0, PWM1, PWM 0 and PWM1 pin 1 pin is enabled module disabled	bled for PWM 2, PWM3, PW 2 and PWM3 I is enabled for for PWM outp	output ⁽²⁾ M4 and PWM5 /O pins enabled PWM output ut	for PWM outp		
bit 3-0	PMOD3:PMO	DD0: PWM Outp	out Pair Mode b	oits			
	For PMOD0:						
) pin pair (PWM)) pin pair (PWM)					
	For PMOD1:		5, 1 VIVI1/15 III	the completie	indig mode		
) pin pair (PWM	2, PWM3) is in	the Independer	nt mode		
) pin pair (PWM	2, PWM3) is in	the Compleme	ntary mode		
	For PMOD2: 1 = PM(M I)) pin pair (PWM		the Indonendo	at mode		
) pin pair (PWM					
	For PMOD3:	(3)	. ,	•			
) pin pair (PWM		•			
	0 = PWMI/	O pin pair (PWN	16, PWM7) is i	n the Compleme	entary mode		
Note 1:	Reset condition	of PWMEN bits	depends on F	WMPIN Config	uration bit.		
2:		2:PWMEN0 = 1				8F2331/2431 d	evices;
		puts are enabled 2:PWMEN0 = 11				PIC18F2331/24	31 devices:
				uis 1, 5 and 5 a		101012001/24	

REGISTER 17-3: PWMCON0: PWM CONTROL REGISTER 0

PWM outputs 1, 3, 5 and 7 are enabled in PIC18F4331/4431 devices.

3: Unimplemented in PIC18F2331/2431 devices; maintain these bits clear.

REGISTER 17-4: PWMCON1: PWM CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
SEVOPS2	SEVOPS1	SEVOPS0	SEVTDIR		UDIS	OSYNC
						bit 0
ole bit	W = Writable I	oit	U = Unimplem	ented bit, read	as '0'	
at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
		Special Event	Trigger Output	Postscale Sele	ct bits	
SEVOPS3:SE	VOPS0: PWM	Special Event	Trigger Output	Postscale Sele	ct bits	
•						
1111 = 1:16 F	Postscale					
SEVTDIR: Sp	ecial Event Trig	ger Time Base	Direction bit			
					•	
Unimplement	ted: Read as '0	,				
UDIS: PWM L	Jpdate Disable	bit				
OSYNC: PWN	/I Output Overri	ide Synchroniz	ation bit			
	SEVOPS2 SEVOPS2 SEVOPS3:SE 0000 = 1:1 Pc 0001 = 1:2 Pc . . . <td>SEVOPS2 SEVOPS1 SEVOPS2 SEVOPS1 SEVOPS2 SEVOPS1 at POR '1' = Bit is set SEVOPS3:SEVOPS0: PWM 0000 = 1:1 Postscale 0001 = 1:2 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale SEVTDIR: Special Event Trigger 0 = A Special Event Trigger 0 = A Special Event Trigger Unimplemented: Read as '0 UDIS: PWM Update Disable 1 = Updates from Duty Cycle 0 = Updates from Duty Cycle</td> <td>SEVOPS2 SEVOPS1 SEVOPS0 ble bit W = Writable bit at POR '1' = Bit is set SEVOPS3:SEVOPS0: PWM Special Event 0000 = 1:1 Postscale 0001 = 1:2 Postscale .</td> <td>SEVOPS2 SEVOPS1 SEVOPS0 SEVTDIR Dele bit W = Writable bit U = Unimplementation at POR '1' = Bit is set '0' = Bit is clear SEVOPS3:SEVOPS0: PWM Special Event Trigger Output 0000 = 1:1 Postscale 0001 = 1:2 Postscale . . . <td< td=""><td>SEVOPS2 SEVOPS1 SEVOPS0 SEVTDIR — Debit W = Writable bit U = Unimplemented bit, read at POR '1' = Bit is set '0' = Bit is cleared SEVOPS3:SEVOPS0: PWM Special Event Trigger Output Postscale Sele 0000 = 1:1 Postscale 0001 = 1:2 Postscale 0001 = 1:2 Postscale . .</td><td>SEVOPS2 SEVOPS1 SEVOPS0 SEVTDIR — UDIS ble bit W = Writable bit U = Unimplemented bit, read as '0' at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr SEVOPS3:SEVOPS0: PWM Special Event Trigger Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale </td></td<></td>	SEVOPS2 SEVOPS1 SEVOPS2 SEVOPS1 SEVOPS2 SEVOPS1 at POR '1' = Bit is set SEVOPS3:SEVOPS0: PWM 0000 = 1:1 Postscale 0001 = 1:2 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale SEVTDIR: Special Event Trigger 0 = A Special Event Trigger 0 = A Special Event Trigger Unimplemented: Read as '0 UDIS: PWM Update Disable 1 = Updates from Duty Cycle 0 = Updates from Duty Cycle	SEVOPS2 SEVOPS1 SEVOPS0 ble bit W = Writable bit at POR '1' = Bit is set SEVOPS3:SEVOPS0: PWM Special Event 0000 = 1:1 Postscale 0001 = 1:2 Postscale .	SEVOPS2 SEVOPS1 SEVOPS0 SEVTDIR Dele bit W = Writable bit U = Unimplementation at POR '1' = Bit is set '0' = Bit is clear SEVOPS3:SEVOPS0: PWM Special Event Trigger Output 0000 = 1:1 Postscale 0001 = 1:2 Postscale . . . <td< td=""><td>SEVOPS2 SEVOPS1 SEVOPS0 SEVTDIR — Debit W = Writable bit U = Unimplemented bit, read at POR '1' = Bit is set '0' = Bit is cleared SEVOPS3:SEVOPS0: PWM Special Event Trigger Output Postscale Sele 0000 = 1:1 Postscale 0001 = 1:2 Postscale 0001 = 1:2 Postscale . .</td><td>SEVOPS2 SEVOPS1 SEVOPS0 SEVTDIR — UDIS ble bit W = Writable bit U = Unimplemented bit, read as '0' at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr SEVOPS3:SEVOPS0: PWM Special Event Trigger Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale </td></td<>	SEVOPS2 SEVOPS1 SEVOPS0 SEVTDIR — Debit W = Writable bit U = Unimplemented bit, read at POR '1' = Bit is set '0' = Bit is cleared SEVOPS3:SEVOPS0: PWM Special Event Trigger Output Postscale Sele 0000 = 1:1 Postscale 0001 = 1:2 Postscale 0001 = 1:2 Postscale . .	SEVOPS2 SEVOPS1 SEVOPS0 SEVTDIR — UDIS ble bit W = Writable bit U = Unimplemented bit, read as '0' at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr SEVOPS3:SEVOPS0: PWM Special Event Trigger Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale

0 = Output overrides via the OVDCON register are asynchronous

17.3.1 FREE-RUNNING MODE

In the Free-Running mode, the PWM Time Base registers (PTMRL and PTMRH) will begin counting upwards until the value in the PWM Time Base Period register, PTPER (PTPERL and PTPERH), is matched. The PTMR registers will be reset on the following input clock edge and the time base will continue counting upwards as long as the PTEN bit remains set.

17.3.2 SINGLE-SHOT MODE

In the Single-Shot mode, the PWM time base will begin counting upwards when the PTEN bit is set. When the value in the PTMR register matches the PTPER register, the PTMR register will be reset on the following input clock edge and the PTEN bit will be cleared by the hardware to halt the time base.

17.3.3 CONTINUOUS UP/DOWN COUNT MODES

In Continuous Up/Down Count modes, the PWM time base counts upwards until the value in the PTPER register matches with the PTMR register. On the following input clock edge, the timer counts downwards. The PTDIR bit in the PTCON1 register is read-only and indicates the counting direction. The PTDIR bit is set when the timer counts downwards. Note: Since the PWM compare outputs are driven to the active state when the PWM time base is counting downwards and matches the duty cycle value, the PWM outputs are held inactive during the first half of the first period of the Continuous Up/Down Count mode until PTMR begins to count down from the PTPER value.

17.3.4 PWM TIME BASE PRESCALER

The input clock to PTMR (Fosc/4) has prescaler options of 1:1, 1:4, 1:16 or 1:64. These are selected by control bits, PTCKPS<1:0>, in the PTCON0 register. The prescaler counter is cleared when any of the following occurs:

- · Write to the PTMR register
- Write to the PTCON (PTCON0 or PTCON1)
 register
- · Any device Reset

Note: The PTMR register is not cleared when PTCONx is written.

Table 17-1 shows the minimum PWM frequencies that can be generated with the PWM time base and the prescaler. An operating frequency of 40 MHz (FCYC = 10 MHz) and PTPER = 0xFFF is assumed in the table. The PWM module must be capable of generating PWM signals at the line frequency (50 Hz or 60 Hz) for certain power control applications.

Minimum PWM Frequencies vs. Prescaler Value for Fcyc = 10 MIPS (PTPER = 0FFFh)								
Prescale PWM Frequency Edge-Aligned PWM Frequency Center-Aligned								
1:1	2441 Hz	1221 Hz						
1:4	610 Hz	305 Hz						
1:16	153 Hz	76 Hz						
1:64	38 Hz	19 Hz						

TABLE 17-1: MINIMUM PWM FREQUENCY

17.3.5 PWM TIME BASE POSTSCALER

The match output of PTMR can optionally be postscaled through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate an interrupt. The postscaler counter is cleared when any of the following occurs:

- Write to the PTMR register
- Write to the PTCON register
- Any device Reset

The PTMR register is not cleared when PTCON is written.

17.4 PWM Time Base Interrupts


The PWM timer can generate interrupts based on the modes of operation selected by the PTMOD<1:0> bits and the postscaler bits (PTOPS<3:0>).

17.4.1 INTERRUPTS IN FREE-RUNNING MODE

When the PWM time base is in the Free-Running mode (PTMOD<1:0> = 00), an interrupt event is generated each time a match with the PTPER register occurs. The PTMR register is reset to zero in the following clock edge.

Using a postscaler selection other than 1:1 will reduce the frequency of interrupt events.

FIGURE 17-5: PWM TIME BASE INTERRUPT TIMING, FREE-RUNNING MODE



© 2007 Microchip Technology Inc.


17.4.2 INTERRUPTS IN SINGLE-SHOT MODE

When the PWM time base is in the Single-Shot mode (PTMOD<1:0> = 01), an interrupt event is generated when a match with the PTPER register occurs. The PWM Time Base register (PTMR) is reset to zero on the following input clock edge and the PTEN bit is cleared. The postscaler selection bits have no effect in this Timer mode.


17.4.3 INTERRUPTS IN CONTINUOUS UP/DOWN COUNT MODE

In the Continuous Up/Down Count mode (PTMOD<1:0> = 10), an interrupt event is generated each time the value of the PTMR register becomes zero and the PWM time base begins to count upwards. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events. Figure 17-7 shows the interrupts in Continuous Up/Down Count mode.

FIGURE 17-6: PWM TIME BASE INTERRUPT TIMING, SINGLE-SHOT MODE



PIC18F2331/2431/4331/4431



17.4.4 INTERRUPTS IN DOUBLE UPDATE MODE


This mode is available in Continuous Up/Down Count mode. In the Double Update mode (PTMOD<1:0> = 11), an interrupt event is generated each time the PTMR register is equal to zero and each time the PTMR matches with PTPER register. Figure 17-8 shows the interrupts in Continuous Up/Down Count mode with double updates.

The Double Update mode provides two additional functions to the user in Center-Aligned mode.

- The control loop bandwidth is doubled because the PWM duty cycles can be updated twice per period.
- Asymmetrical center-aligned PWM waveforms can be generated, which are useful for minimizing output waveform distortion in certain motor control applications.

Note: Do not change PTMOD while PTEN is active. It will yield unexpected results. To change the PWM Timer mode of operation, first clear PTEN bit, load PTMOD with required data and then set PTEN.

FIGURE 17-8: PWM TIME BASE INTERRUPT, CONTINUOUS UP/DOWN COUNT MODE WITH DOUBLE UPDATES



17.5 PWM Period

The PWM period is defined by the PTPER register pair (PTPERL and PTPERH). The PWM period has 12-bit resolution by combining 4 LSBs of PTPERH and 8 bits of PTPERL. PTPER is a double-buffered register used to set the counting period for the PWM time base.

The PTPER register contents are loaded into the PTPER register at the following times:

- Free-Running and Single-Shot modes: When the PTMR register is reset to zero after a match with the PTPER register.
- Continuous Up/Down Count modes: When the PTMR register is zero. The value held in the PTPER register is automatically loaded into the PTPER register when the PWM time base is disabled (PTEN = 0). Figure 17-9 and Figure 17-10 indicate the times when the contents of the PTPER register are loaded into the actual PTPER register.

The PWM period can be calculated from the following formulas:

EQUATION 17-1: PWM PERIOD FOR FREE-RUNNING MODE

 $TPWM = \frac{(PTPER + 1) \times PTMRPS}{FOSC/4}$

EQUATION 17-2: PWM PERIOD FOR CONTINUOUS UP/DOWN COUNT MODE

 $T_{PWM} = \frac{(2 \text{ x PTPER}) \text{ x PTMRPS}}{\frac{FOSC}{4}}$

The PWM frequency is the inverse of period; or:

EQUATION 17-3: PWM FREQUENCY

 $PWM Frequency = \frac{1}{PWM Period}$

The maximum resolution (in bits) for a given device oscillator and PWM frequency can be determined from the following formula:

EQUATION 17-4: PWM RESOLUTION

Resolution =
$$\frac{\log\left(\frac{\text{Fosc}}{\text{FpWM}}\right)}{\log(2)}$$


The PWM resolutions and frequencies are shown for a selection of execution speeds and PTPER values in Table 17-2. The PWM frequencies in Table 17-2 are calculated for Edge-Aligned PWM mode. For Center-Aligned mode, the PWM frequencies will be approximately one-half the values indicated in this table.

TABLE 17-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS


PWM Frequency = 1/Tpwm								
Fosc	MIPS	PTPER Value	PWM Resolution	PWM Frequency				
40 MHz	10	0FFFh	14 bits	2.4 kHz				
40 MHz	10	07FFh	13 bits	4.9 kHz				
40 MHz	10	03FFh	12 bits	9.8 kHz				
40 MHz	10	01FFh	11 bits	19.5 kHz				
40 MHz	10	FFh	10 bits	39.0 kHz				
40 MHz	10	7Fh	9 bits	78.1 kHz				
40 MHz	10	3Fh	8 bits	156.2 kHz				
40 MHz	10	1Fh	7 bits	312.5 kHz				
40 MHz	10	0Fh	6 bits	625 kHz				
25 MHz	6.25	0FFFh	14 bits	1.5 kHz				
25 MHz	6.25	03FFh	12 bits	6.1 kHz				
25 MHz	6.25	FFh	10 bits	24.4 kHz				
10 MHz	2.5	0FFFh	14 bits	610 Hz				
10 MHz	2.5	03FFh	12 bits	2.4 kHz				
10 MHz	2.5	FFh	10 bits	9.8 kHz				
5 MHz	1.25	0FFFh	14 bits	305 Hz				
5 MHz	1.25	03FFh	12 bits	1.2 kHz				
5 MHz	1.25	FFh	10 bits	4.9 kHz				
4 MHz	1	0FFFh	14 bits	244 Hz				
4 MHz	1	03FFh	12 bits	976 Hz				
4 MHz	1	FFh	10 bits	3.9 kHz				

Note: For center-aligned operation, PWM frequencies will be approximately 1/2 the value indicated in the table.









17.6 PWM Duty Cycle

PWM duty cycle is defined by the PDCx (PDCxL and PDCxH) registers. There are a total of four PWM Duty Cycle registers for four pairs of PWM channels. The Duty Cycle registers have 14-bit resolution by combining six LSbs of PDCxH with the 8 bits of PDCxL. PDCx is a double-buffered register used to set the counting period for the PWM time base.

17.6.1 PWM DUTY CYCLE REGISTERS

There are four 14-bit Special Function Registers used to specify duty cycle values for the PWM module:

- PDC0 (PDC0L and PDC0H)
- PDC1 (PDC1L and PDC1H)
- PDC2 (PDC2L and PDC2H)
- PDC3 (PDC3L and PDC3H)

The value in each Duty Cycle register determines the amount of time that the PWM output is in the active state. The upper 12 bits of PDCx holds the actual duty cycle value from PTMRH/L<11:0>, while the lower 2 bits control which internal Q clock the duty cycle match will occur. This 2-bit value is decoded from the Q clocks as shown in Figure 17-11 (when the prescaler is 1:1 or PTCKPS<1:0> = 00).

In Edge-Aligned mode, the PWM period starts at Q1 and ends when the Duty Cycle register matches the PTMR register as follows. The duty cycle match is considered when the upper 12 bits of the PDCx is equal to the PTMR and the lower 2 bits are equal to Q1, Q2, Q3 or Q4, depending on the lower two bits of the PDCx (when the prescaler is 1:1 or PTCKPS<1:0> = 00).

Each compare unit has logic that allows override of the PWM signals. This logic also ensures that the PWM signals will complement each other (with dead-time insertion) in Complementary mode (see **Section 17.7** "**Dead-Time Generators**").




FIGURE 17-11: DUTY CYCLE COMPARISON

Note: When the prescaler is not 1:1 (PTCKPS<1:0> $\neq \sim 00$), the duty cycle match occurs at the Q1 clock of the instruction cycle when the PTMR and PDCx match occurs.

17.6.2 DUTY CYCLE REGISTER BUFFERS

The four PWM Duty Cycle registers are double-buffered to allow glitchless updates of the PWM outputs. For each duty cycle block, there is a Duty Cycle Buffer register that is accessible by the user and a second Duty Cycle register that holds the actual compare value used in the present PWM period.

In Edge-Aligned PWM Output mode, a new duty cycle value will be updated whenever a PTMR match with the PTPER register occurs and PTMR is reset as shown in Figure 17-12. Also, the contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers when the PWM time base is disabled (PTEN = 0).

When the PWM time base is in the Continuous Up/Down Count mode, new duty cycle values will be updated when the value of the PTMR register is zero and the PWM time base begins to count upwards. The contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers when the PWM time base is disabled (PTEN = 0). Figure 17-13 shows the timings when the duty cycle update occurs for the Continuous Up/Down Count mode. In this mode, up to one entire PWM period is available for calculating and loading the new PWM duty cycle before changes take effect.

When the PWM time base is in the Continuous Up/Down Count mode with double updates, new duty cycle values will be updated when the value of the PTMR register is zero and when the value of the PTMR register matches the value in the PTPER register. The contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers during both of the previously described conditions. Figure 17-14 shows the duty cycle updates for Continuous Up/Down Count mode with double updates. In this mode, only up to half of a PWM period is available for calculating and loading the new PWM duty cycle before changes take effect.

17.6.3 EDGE-ALIGNED PWM

Edge-aligned PWM signals are produced by the module when the PWM time base is in the Free-Running mode or the Single-Shot mode. For edge-aligned PWM outputs, the output for a given PWM channel has a period specified by the value loaded in PTPER and a duty cycle specified by the appropriate Duty Cycle register (see Figure 17-12). The PWM output is driven active at the beginning of the period (PTMR = 0) and is driven inactive when the value in the Duty Cycle register matches PTMR. A new cycle is started when PTMR matches the PTPER as explained in the PWM period section.

If the value in a particular Duty Cycle register is zero, then the output on the corresponding PWM pin will be inactive for the entire PWM period. In addition, the output on the PWM pin will be active for the entire PWM period if the value in the Duty Cycle register is greater than the value held in the PTPER register.









FIGURE 17-13: DUTY CYCLE UPDATE TIMES IN CONTINUOUS UP/DOWN COUNT MODE








17.6.4 CENTER-ALIGNED PWM

Center-aligned PWM signals are produced by the module when the PWM time base is configured in a Continuous Up/Down Count mode (see Figure 17-15). The PWM compare output is driven to the active state when the value of the Duty Cycle register matches the value of PTMR and the PWM time base is counting downwards (PTDIR = 1). The PWM compare output will be driven to the inactive state when the PWM time base is counting upwards (PTDIR = 0) and the value in the PTMR register matches the duty cycle value. If the value in a particular Duty Cycle register is zero, then the output on the corresponding PWM pin will be

inactive for the entire PWM period. In addition, the output on the PWM pin will be active for the entire PWM period if the value in the Duty Cycle register is equal to or greater than the value in the PTPER register.






FIGURE 17-15: START OF CENTER-ALIGNED PWM

17.6.5 COMPLEMENTARY PWM OPERATION

The Complementary mode of PWM operation is useful to drive one or more power switches in half-bridge configuration as shown in Figure 17-16. This inverter topology is typical for a 3-phase induction motor, brushless DC motor or a 3-phase Uninterruptible Power Supply (UPS) control applications.


Each upper/lower power switch pair is fed by a complementary PWM signal. Dead time may be optionally inserted during device switching, where both outputs are inactive for a short period (see **Section 17.7 "Dead-Time Generators"**).

In Complementary mode, the duty cycle comparison units are assigned to the PWM outputs as follows:

- PDC0 register controls PWM1/PWM0 outputs
- PDC1 register controls PWM3/PWM2 outputs
- PDC2 register controls PWM5/PWM4 outputs
- · PDC3 register controls PWM7/PWM6 outputs

PWM1/3/5/7 are the main PWMs that are controlled by the PDCx registers and PWM0/2/4/6 are the complemented outputs. When using the PWMs to control the half bridge, the odd numbered PWMs can be used to control the upper power switch and the even numbered PWMs used for the lower switches.

FIGURE 17-16: TYPICAL LOAD FOR COMPLEMENTARY PWM OUTPUTS



The Complementary mode is selected for each PWM I/O pin pair by clearing the appropriate PMODx bit in the PWMCON0 register. The PWM I/O pins are set to Complementary mode by default upon all kinds of device Resets.

17.7 Dead-Time Generators

In power inverter applications, where the PWMs are used in Complementary mode to control the upper and lower switches of a half-bridge, a dead-time insertion is highly recommended. The dead-time insertion keeps both outputs in inactive state for a brief time. This avoids any overlap in the switching during the state change of the power devices due to TON and TOFF characteristics.

Because the power output devices cannot switch instantaneously, some amount of time must be provided between the turn-off event of one PWM output in a complementary pair and the turn-on event of the other transistor. The PWM module allows dead time to be programmed. The following sections explain the dead-time block in detail.

17.7.1 DEAD-TIME INSERTION

Each complementary output pair for the PWM module has a 6-bit down counter used to produce the dead-time insertion. As shown in Figure 17-17, each dead-time unit has a rising and falling edge detector connected to the duty cycle comparison output. The dead time is loaded into the timer on the detected PWM edge event. Depending on whether the edge is rising or falling, one of the transitions on the complementary outputs is delayed until the timer counts down to zero. A timing diagram, indicating the dead-time insertion for one pair of PWM outputs, is shown in Figure 17-18.





FIGURE 17-17: DEAD-TIME CONTROL UNIT BLOCK DIAGRAM FOR ONE PWM OUTPUT PAIR

FIGURE 17-18: DEAD-TIME INSERTION FOR COMPLEMENTARY PWM



Legend:							
bit 7							bit 0
DTPS1	DTPS0	DT5	DT4	DT3	DT2	DT1	DT0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 17-5: DTCON: DEAD-TIME CONTROL REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 **DTPS1:DTPS0:** Dead-Time Unit A Prescale Select bits

- 11 = Clock source for dead-time unit is Fosc/16
- 10 = Clock source for dead-time unit is Fosc/8
- 01 = Clock source for dead-time unit is Fosc/4
- 00 = Clock source for dead-time unit is Fosc/2

bit 5-0 DT5:DT0: Unsigned 6-Bit Dead-Time Value for Dead-Time Unit bits

17.7.2 DEAD-TIME RANGES

The amount of dead time provided by the dead-time unit is selected by specifying the input clock prescaler value and a 6-bit unsigned value defined in the DTCON register. Four input clock prescaler selections have been provided to allow a suitable range of dead times based on the device operating frequency. Fosc/2, Fosc/4, Fosc/8 and Fosc/16 are the clock prescaler options available using the DTPS1:DTPS0 control bits in the DTCON register.

After selecting an appropriate prescaler value, the dead time is adjusted by loading a 6-bit unsigned value into DTCON<5:0>. The dead-time unit prescaler is cleared on any of the following events:

- On a load of the down timer due to a duty cycle comparison edge event;
- On a write to the DTCON register; or
- · On any device Reset.

17.7.3 DECREMENTING THE DEAD-TIME COUNTER

The dead-time counter is clocked from any of the Q clocks based on the following conditions.

- 1. The dead-time counter is clocked on Q1 when:
 - The DTPS bits are set to any of the following dead-time prescaler settings: FOSC/4, FOSC/8, FOSC/16
 - The PWM Time Base Prescale bits (PTCKPS) are set to any of the following prescale ratios: Fosc/16, Fosc/64, Fosc/256
- The dead-time counter is clocked by a pair of Q clocks when the PWM Time Base Prescale bits are set to 1:1 (PTCKPS1:PTCKPS0 = 00, Fosc/4) and the dead-time counter is clocked by the Fosc/2 (DTPS1:DTPS0 = 00).
- The dead-time counter is clocked using every other Q clock, depending on the two LSbs in the Duty Cycle registers:
 - If the PWM duty cycle match occurs on Q1 or Q3, then the dead-time counter is clocked using every Q1 and Q3.
 - If the PWM duty cycle match occurs on Q2 or Q4, then the dead-time counter is clocked using every Q2 and Q4.
- 4. When the DTPS1:DTPS0 bits are set to any of the other dead-time prescaler settings (i.e., Fosc/4, Fosc/8 or Fosc/16) and the PWM time base prescaler is set to 1:1, the dead-time counter is clocked by the Q clock corresponding to the Q clocks on which the PWM duty cycle match occurs.

The actual dead time is calculated from the DTCON register as follows:

Dead Time = Dead Time Value/(Fosc/Prescaler)

Table 17-3 shows example dead-time ranges as a function of the input clock prescaler selected and the device operating frequency.

TABLE 17-3: EXAMPLE DEAD-TIME										
RANGES										

Fosc (MHz)	MIPS	Prescaler Selection	Dead-Time Min	Dead-Time Max
40	10	Fosc/2	50 ns	3.2 μs
40	10	Fosc/4	100 ns	6.4 μs
40	10	Fosc/8	200 ns	12.8 μs
40	10	Fosc/16	400 ns	25.6 μs
32	8	Fosc/2	62.5 ns	4 μs
32	8	Fosc/4	125 ns	8 μs
32	8	Fosc/8	250 ns	16 μs
32	8	Fosc/16	500 ns	32 μs
25	6.25	Fosc/2	80 ns	5.12 μs
25	6.25	Fosc/4	160 ns	10.2 μs
25	6.25	Fosc/8	320 ns	20.5 μs
25	6.25	Fosc/16	640 ns	41 μs
20	5	Fosc/2	100 ns	6.4 μs
20	5	Fosc/4	200 ns	12.8 μs
20	5	Fosc/8	400 ns	25.6 μs
20	5	Fosc/16	800 ns	51.2 μs
10	2.5	Fosc/2	200 ns	12.8 μs
10	2.5	Fosc/4	400 ns	25.6 μs
10	2.5	Fosc/8	800 ns	51.2 μs
10	2.5	Fosc/16	1.6 μs	102.4 μs
5	1.25	Fosc/2	400 ns	25.6 μs
5	1.25	Fosc/4	800 ns	51.2 μs
5	1.25	Fosc/8	1.6 μs	102.4 μs
5	1.25	Fosc/16	3.2 μs	204.8 μs
4	1	Fosc/2	0.5 μs	32 μs
4	1	Fosc/4	1 μs	64 μs
4	1	Fosc/8	2 μs	128 μs
4	1	Fosc/16	4 μs	256 μs

17.7.4 DEAD-TIME DISTORTION

- Note 1: For small PWM duty cycles, the ratio of dead time to the active PWM time may become large. In this case, the inserted dead time will introduce distortion into waveforms produced by the PWM module. The user can ensure that dead-time distortion is minimized by keeping the PWM duty cycle at least three times larger than the dead time. A similar effect occurs for duty cycles at or near 100%. The maximum duty cycle used in the application should be chosen such that the minimum inactive time of the signal is at least three times larger than the dead time. If the dead time is greater or equal to the duty cycle of one of the PWM output pairs, then that PWM pair will be inactive for the whole period.
 - Changing the dead-time values in DTCON when the PWM is enabled may result in an undesired situation. Disable the PWM (PTEN = 0) before changing the dead-time value

17.8 Independent PWM Output

Independent PWM mode is used for driving the loads (as shown in Figure 17-19) for driving one winding of a switched reluctance motor. A particular PWM output pair is configured in the Independent Output mode when the corresponding PMOD bit in the PWMCON0 register is set. No dead-time control is implemented between the PWM I/O pins when the module is operating in the Independent PWM mode and both I/O pins are allowed to be active simultaneously. This mode can also be used to drive stepper motors.

17.8.1 DUTY CYCLE ASSIGNMENT IN THE INDEPENDENT PWM MODE

In the Independent PWM mode, each duty cycle generator is connected to both PWM output pins in a given PWM output pair. The odd and the even PWM output pins are driven with a single PWM duty cycle generator. PWM1 and PWM0 are driven by the PWM channel which uses the PDC0 register to set the duty cycle, PWM3 and PWM2 with PDC1, PWM5 and PWM4 with PDC2 and PWM7 and PWM6 with PDC3 (see Figure 17-3 and Register 17-4).


17.8.2 PWM CHANNEL OVERRIDE

PWM output may be manually overridden for each PWM channel by using the appropriate bits in the OVDCOND and OVDCONS registers. The user may select the following signal output options for each PWM output pin operating in the Independent PWM mode:

- I/O pin outputs PWM signal
- I/O pin inactive
- I/O pin active

Refer to **Section 17.10 "PWM Output Override"** for details for all the override functions.





17.9 Single-Pulse PWM Operation

The single-pulse PWM operation is available only in Edge-Aligned mode. In this mode, the PWM module will produce single-pulse output. Single-pulse operation is configured when the PTMOD1:PTMOD0 bits are set to '01' in the PTCON0 register. This mode of operation is useful for driving certain types of ECMs.

In Single-Pulse mode, the PWM I/O pin(s) are driven to the active state when the PTEN bit is set. When the PWM timer match with the Duty Cycle register occurs, the PWM I/O pin is driven to the inactive state. When the PWM timer match with the PTPER register occurs, the PTMR register is cleared, all active PWM I/O pins are driven to the inactive state, the PTEN bit is cleared and an interrupt is generated if the corresponding interrupt bit is set.

Note:	PTPER and PDCx values are held as they
	are after the single-pulse output. To have
	another cycle of single pulse, only PTEN
	has to be enabled.

17.10 PWM Output Override

The PWM output override bits allow the user to manually drive the PWM I/O pins to specified logic states, independent of the duty cycle comparison units. The PWM override bits are useful when controlling various types of ECMs like a BLDC motor. OVDCOND and OVDCONS registers are used to define the PWM override options. The OVDCOND register contains eight bits, POVD7:POVD0, that determine which PWM I/O pins will be overridden. The OVDCONS register contains eight bits, POUT7:POUT0, that determine the state of the PWM I/O pins when a particular output is overridden via the POVD bits.

The POVD bits are active-low control bits. When the POVD bits are set, the corresponding POUT bit will have no effect on the PWM output. In other words, the pins corresponding to POVD bits that are set will have the duty PWM cycle set by the PDCx registers. When one of the POVD bits is cleared, the output on the corresponding PWM I/O pin will be determined by the state of the POUT bit. When a POUT bit is set, the PWM pin will be driven to its active state. When the POUT bit is cleared, the PWM pin will be driven to its inactive state.

17.10.1 COMPLEMENTARY OUTPUT MODE


The even numbered PWM I/O pins have override restrictions when a pair of PWM I/O pins are operating in the Complementary mode (PMODx = 0). In Complementary mode, if the even numbered pin is driven active by clearing the corresponding POVD bit and by setting POUT bits in the OVDCOND and OVDCONS registers, the output signal is forced to be the complement of the odd numbered I/O pin in the pair (see Figure 17-2 for details).

17.10.2 OVERRIDE SYNCHRONIZATION

If the OSYNC bit in the PWMCON1 register is set, all output overrides performed via the OVDCOND and OVDCONS registers will be synchronized to the PWM time base. Synchronous output overrides will occur on the following conditions:

- When the PWM is in Edge-Aligned mode, synchronization occurs when PTMR is zero.
- When the PWM is in Center-Aligned mode, synchronization occurs when PTMR is zero and when the value of PTMR matches PTPER.
 - Note 1: In the Complementary mode, the even channel cannot be forced active by a Fault or override event when the odd channel is active. The even channel is always the complement of the odd channel with dead time inserted, before the odd channel can be driven to its active state, as shown in Figure 17-20.
 - 2: Dead time is inserted in the PWM channels even when they are in Override mode.

PIC18F2331/2431/4331/4431



17.10.3 OUTPUT OVERRIDE EXAMPLES

Figure 17-21 shows an example of a waveform that might be generated using the PWM output override feature. The figure shows a six-step commutation sequence for a BLDC motor. The motor is driven through a 3-phase inverter as shown in Figure 17-16. When the appropriate rotor position is detected, the PWM outputs are switched to the next commutation state in the sequence. In this example, the PWM outputs are driven to specific logic states. The OVDCOND and OVDCONS register values used to generate the signals in Figure 17-21 are given in Table 17-4. The PWM Duty Cycle registers may be used in conjunction with the OVDCOND and OVDCONS registers. The Duty Cycle registers control the average voltage across the load and the OVDCOND and OVDCONS registers control the commutation sequence. Figure 17-22 shows the waveforms, while Table 17-4 and Table 17-5 show the OVDCOND and OVDCONS register values used to generate the signals.

REGISTER 17-6: OVDCOND: OUTPUT OVERRIDE CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
POVD7 ⁽¹⁾	POVD6 ⁽¹⁾	POVD5	POVD4	POVD3	POVD2	POVD1	POVD0
bit 7		•			•	·	bit 0
Legend:							
R = Readabl	Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at	a = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkn	iown

bit 7-0 POVD7:POVD0: PWM Output Override bits

1 = Output on PWM I/O pin is controlled by the value in the Duty Cycle register and the PWM time base
 0 = Output on PWM I/O pin is controlled by the value in the corresponding POUT bit

Note 1: Unimplemented in PIC18F2331/2431 devices; maintain these bits clear.

REGISTER 17-7: OVDCONS: OUTPUT STATE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
POUT7 ⁽¹⁾	POUT6 ⁽¹⁾	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 POUT7:POUT0: PWM Manual Output bits

1 = Output on PWM I/O pin is active when the corresponding PWM output override bit is cleared 0 = Output on PWM I/O pin is inactive when the corresponding PWM output override bit is cleared

Note 1: Unimplemented in PIC18F2331/2431 devices; maintain these bits clear.

PIC18F2331/2431/4331/4431

FIGURE 17-21:			PWM OUTPUT OVERRIDE EXAMPLE #1					
	1	2	3	4	5	6		
PWM5	 							
PWM4								
PWM3								
PWM2								
PWM1								
PWM0	İ	 	<u>.</u> 					


TABLE 17-4:PWM OUTPUT OVERRIDEEXAMPLE #1

State	OVDCOND (POVD)	OVDCONS (POUT)
1	d0000000b	00100100b
2	d0000000b	00100001b
3	0000000b	00001001b
4	d0000000b	00011000b
5	d0000000b	00010010b
6	d0000000b	00000110b

TABLE 17-5:PWM OUTPUT OVERRIDEEXAMPLE #2

State	OVDCOND (POVD)	OVDCONS (POUT)
1	11000011b	d0000000b
2	11110000b	d0000000b
3	00111100b	d0000000b
4	00001111b	d0000000b

FIGURE 17-22: PWM OUTPUT OVERRIDE EXAMPLE #2



17.11 PWM Output and Polarity Control

There are three device Configuration bits associated with the PWM module that provide PWM output pin control defined in the CONFIG3L Configuration register. They are:

- HPOL
- LPOL
- PWMPIN

These three Configuration bits work in conjunction with the three PWM Enable bits (PWMEN2:PWMEN0) in the PWMCON0 register. The Configuration bits and PWM enable bits ensure that the PWM pins are in the correct states after a device Reset occurs.

17.11.1 OUTPUT PIN CONTROL

The PWMEN2:PWMEN0 control bits enable each PWM output pin as required in the application.

All PWM I/O pins are general purpose I/O. When a pair of pins are enabled for PWM output, the PORT and TRIS registers controlling the pins are disabled. Refer to Figure 17-23 for details.

17.11.2 OUTPUT POLARITY CONTROL


The polarity of the PWM I/O pins is set during device programming via the HPOL and LPOL Configuration bits in the CONFIG3L Configuration register. The HPOL Configuration bit sets the output polarity for the high side PWM outputs: PWM1, PWM3, PWM5 and PWM7. The polarity is active-high when HPOL is cleared (= 0), and active-low when it is set (= 1).

The LPOL Configuration bit sets the output polarity for the low side PWM outputs: PWM0, PWM2, PWM4 and PWM6. As with HPOL, they are active-high when LPOL is cleared and active-low when it is set.

All output signals generated by the PWM module are referenced to the polarity control bits, including those generated by Fault inputs or manual override (see **Section 17.10 "PWM Output Override"**).

The default polarity Configuration bits have the PWM I/O pins in active-high output polarity.





17.11.3 PWM OUTPUT PIN RESET STATES

The PWMPIN Configuration bit determines the PWM output pins to be PWM output pins or digital I/O pins, after the device comes out of Reset. If the PWMPIN Configuration bit is unprogrammed (default), the PWMEN2:PWMEN0 control bits will be cleared on a device Reset. Consequently, all PWM outputs will be tri-stated and controlled by the corresponding PORT and TRIS registers. If the PWMPIN Configuration bit is programmed low, the PWMEN2:PWMEN0 control bits will be set, as follows, on a device Reset:

- PWMEN2:PWMEN0 = 101 if device has 8 PWM pins (PIC18F4331/4431 devices)
- PWMEN2:PWMEN0 = 100 if device has 6 PWM pins (PIC18F2331/2431 devices)

All PWM pins will be enabled for PWM output and will have the output polarity defined by the HPOL and LPOL Configuration bits.

17.12 PWM Fault Inputs

There are two Fault inputs associated with the PWM module. The main purpose of the input Fault pins is to disable the PWM output signals and drive them into an inactive state. The action of the Fault inputs is performed directly in hardware so that when a Fault occurs, it can be managed quickly and the PWM outputs are put into an inactive state to save the power devices connected to the PWMs.

The PWM Fault inputs are FLTA and FLTB, which can come from I/O pins, the CPU or another module. The FLTA and FLTB pins are active-low inputs so it is easy to "OR" many sources to the same input.

The FLTCONFIG register (Register 17-8) defines the settings of FLTA and FLTB inputs.

Note: The inactive state of the PWM pins are dependent on the HPOL and LPOL Configuration bit settings, which define the active and inactive state for PWM outputs.

17.12.1 FAULT PIN ENABLE BITS

By setting the bits, FLTAEN and FLTBEN in the FLTCONFIG register, the corresponding Fault inputs are enabled. If both bits are cleared, then the Fault inputs have no effect on the PWM module.

17.12.2 MFAULT INPUT MODES

The FLTAMOD and FLTBMOD bits in the FLTCONFIG register determine the modes of PWM I/O pins that are deactivated when they are overridden by Fault input.

FLTAS and FLTBS bits in the FLTCONFIG register give the status of Fault A and Fault B inputs.

Each of the Fault inputs have two modes of operation:

• Inactive Mode (FLTxMOD = 0)

This is a Catastrophic Fault Management mode. When the Fault occurs in this mode, the PWM outputs are deactivated. The PWM pins will remain in Inactivate mode until the Fault is cleared (Fault input is driven high) and the corresponding Fault Status bit has been cleared in software. The PWM outputs are enabled immediately at the beginning of the following PWM period, after the Fault Status bit (FLTxS) is cleared.

Cycle-by-Cycle Mode (FLTxMOD = 1)

When the Fault occurs in this mode, the PWM outputs are deactivated. The PWM outputs will remain in the defined Fault states (all PWM outputs inactive) for as long as the Fault pin is held low. After the Fault pin is driven high, the PWM outputs will return to normal operation at the beginning of the following PWM period and the FLTxS bit is automatically cleared.

17.12.3 PWM OUTPUTS WHILE IN FAULT CONDITION

While in the Fault state (i.e., one or both FLTA and FLTB inputs are active), the PWM output signals are driven into their inactive states. The selection of which PWM outputs are deactivated (while in the Fault state) is determined by the FLTCON bit in the FLTCONFIG register as follows:

- FLTCON = 1: When FLTA or FLTB is asserted, the PWM outputs (i.e., PWM<7:0>) are driven into their inactive state.
- FLTCON = 0: When FLTA or FLTB is asserted, only PWM<5:0> outputs are driven inactive, leaving PWM<7:6> activated.
 - Note: Disabling only three PWM channels and leaving one PWM channel enabled when in the Fault state, allows the flexibility to have at least one PWM channel enabled. None of the PWM outputs can be enabled (driven with the PWM Duty Cycle registers) while FLTCON = 1 and the Fault condition is present.

17.12.4 PWM OUTPUTS IN DEBUG MODE

The BRFEN bit in the FLTCONFIG register controls the simulation of a Fault condition, when a breakpoint is hit, while debugging the application using an In-Circuit Emulator (ICE) or an In-Circuit Debugger (ICD). Setting the BRFEN to high, enables the Fault condition on breakpoint, thus driving the PWM outputs to the inactive state. This is done to avoid any continuous keeping of status on the PWM pin, which may result in damage of the power devices connected to the PWM outputs.

If BRFEN = 0, the Fault condition on breakpoint is disabled.

Note: It is highly recommended to enable the Fault condition on breakpoint if a debugging tool is used while developing the firmware and high-power circuitry. When the device is ready to program after debugging the firmware, the BRFEN bit can be disabled.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BRFEN	FLTBS ⁽¹⁾	FLTBMOD ⁽¹⁾	FLTBEN ⁽¹⁾	FLTCON ⁽¹⁾	FLTAS	FLTAMOD	FLTAEN
bit 7	·				·		bit (
Legend:							
R = Reada	able bit	W = Writable b	it	U = Unimpler	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 7		akpoint Fault Ena	blo bit				
		Fault condition on		(i.e. only when)	
		Fault condition		(i.e., only when)	
bit 6	FLTBS: Fau	It B Status bit ⁽¹⁾					
	$1 = \overline{FLTB}$ is	asserted:					
		AOD = 0, cleared					
	if FLIBN deasser	MOD = 1, cleared	automatically	at beginning o	f the new perio	od when FLIB is	
	0 = No Faul						
bit 5	FLTBMOD:	Fault B Mode bit ^{(*}	I)				
		y-Cycle mode: Pi					
		erted; FLTBS is o					
		mode: Pins are by the user only	deactivated (catastrophic tai	lure) until FLI	B is deasserted	and FLIBS IS
bit 4		ult B Enable bit ⁽¹⁾)				
	1 = Enable I						
	0 = Disable	Fault B					
bit 3		ault Configuration					
		LTB or both deac FLTB deactivates		M outputs			
bit 2	FLTAS: Faul	It A Status bit					
	$1 = \overline{FLTA}$ is						
		<pre>/OD = 0, cleared /OD = 1, cleared</pre>		at boginning o	f the new perio		
	deasser		automatically	at beginning o	i the new perio		
	0 = No Faul						
bit 1	FLTAMOD:	Fault A Mode bit					
		y-Cycle mode: Pir			der of the curre	ent PWM period	or until FLTA is
		ted; FLTAS is cle mode: Pins are				$\overline{\Lambda}$ is decreated	and ELTAS is
		by the user only	ueaclivaleu (A IS UEASSELLEU	
bit 0		ult A Enable bit					
	1 = Enable I						
	0 = Disable	Fault A					
Note 1:	Unimplementer	d in PIC18F2331/	2431 devices	: maintain these	e bits clear.		
	•	implemented onl					ces. settina or
			•		-	-	

REGISTER 17-8: FLTCONFIG: FAULT CONFIGURATION REGISTER

 PWM<6:7> are implemented only on PIC18F4331/4431 devices. On PIC18F2331/2431 devices, setting or clearing FLTCON has no effect.

17.13 PWM Update Lockout

For a complex PWM application, the user may need to write up to four Duty Cycle registers and the PWM Time Base Period register, PTPER, at a given time. In some applications, it is important that all buffer registers be written before the new duty cycle and period values are loaded for use by the module.

A PWM update lockout feature may optionally be enabled so the user may specify when new duty cycle buffer values are valid. The PWM update lockout feature is enabled by setting the control bit, UDIS, in the PWMCON1 register. This bit affects all Duty Cycle Buffer registers and the PWM Time Base Period register, PTPER.

To perform a PWM update lockout:

- 1. Set the UDIS bit.
- 2. Write all Duty Cycle registers and PTPER, if applicable.
- 3. Clear the UDIS bit to re-enable updates.
- 4. With this, when UDIS bit is cleared, the buffer values will be loaded to the actual registers. This makes a synchronous loading of the registers.

17.14 PWM Special Event Trigger

The PWM module has a Special Event Trigger capability that allows A/D conversions to be synchronized to the PWM time base. The A/D sampling and conversion time may be programmed to occur at any point within the PWM period. The Special Event Trigger allows the user to minimize the delay between the time when A/D conversion results are acquired and the time when the duty cycle value is updated.

The PWM 16-bit Special Event Trigger register, SEVTCMP (high and low), and five control bits in the PWMCON1 register are used to control its operation.

The PTMR value for which a Special Event Trigger should occur is loaded into the SEVTCMP register pair. The SEVTDIR bit in the PWMCON1 register specifies the counting phase when the PWM time base is in a Continuous Up/Down Count mode.

If the SEVTDIR bit is cleared, the Special Event Trigger will occur on the upward counting cycle of the PWM time base. If SEVTDIR is set, the Special Event Trigger will occur on the downward count cycle of the PWM time base. The SEVTDIR bit has effect only when the PWM timer is in the Continuous Up/Down Count mode.

17.14.1 SPECIAL EVENT TRIGGER ENABLE

The PWM module will always produce Special Event Trigger pulses. This signal may optionally be used by the A/D module. Refer to **Section 20.0 "10-Bit High-Speed Analog-to-Digital Converter (A/D) Module"** for details.

17.14.2 SPECIAL EVENT TRIGGER POSTSCALER

The PWM Special Event Trigger has a postscaler that allows a 1:1 to 1:16 postscale ratio. The postscaler is configured by writing the SEVOPS3:SEVOPS0 control bits in the PWMCON1 register.

The Special Event Trigger output postscaler is cleared on any write to the SEVTCMP register pair, or on any device Reset.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
IPR3	_	_	_	PTIP	IC3DRIP	IC2QEIP	IC1IP	TMR5IP	1 1111	1 1111
PIE3	—	_	_	PTIE	IC3DRIE	IC2QEIE	IC1IE	TMR5IE	0 0000	0 0000
PIR3	—	_	_	PTIF	IC3DRIF	IC2QEIF	IC1IF	TMR5IF	0 0000	0 0000
PTCON0	PTOPS3	PTOPS2	PTOPS1	PTOPS0	PTCKPS1	PTCKPS0	PTMOD1	PTMOD0	0000 0000	0000 0000
PTCON1	PTEN	PTDIR	_	_	_	_	_	_	00	00
PTMRL ⁽¹⁾	PWM Time	Base Regis	ter (lower 8 bit	s)					0000 0000	0000 0000
PTMRH ⁽¹⁾		UN	JSED		PWM Time	Base Regis	ter (upper 4	bits)	0000	0000
PTPERL ⁽¹⁾	PWM Time	Base Period	l Register (low	/er 8 bits)					1111 1111	1111 1111
PTPERH ⁽¹⁾		UN	JSED		PWM Time	Base Period	Register (up	oper 4 bits)	1111	1111
SEVTCMPL ⁽¹⁾	PWM Special Event Compare Register (lower 8 bits)						0000 0000	0000 0000		
SEVTCMPH ⁽¹⁾	UNUSED				PWM Special Event Compare Register (upper 4 bits)			0000	0000	
PWMCON0	_	PWMEN2	PWMEN1	PWMEN0	PMOD3 ⁽²⁾	PMOD2	PMOD1	PMOD0	-111 0000	-111 0000
PWMCON1	SEVOPS3	SEVOPS2	SEVOPS1	SEVOPS0	SEVTDIR	_	UDIS	OSYNC	0000 0-00	0000 0-00
DTCON	DTPS1	DTPS0	DT5	DT4	DT3	DT2	DT1	DT0	0000 0000	0000 0000
FLTCONFIG	BRFEN	FLTBS ⁽²⁾	FLTBMOD ⁽²⁾	FLTBEN ⁽²⁾	FLTCON	FLTAS	FLTAMOD	FLTAEN	0000 0000	0000 0000
OVDCOND	POVD7 ⁽²⁾	POVD6 ⁽²⁾	POVD5	POVD4	POVD3	POVD2	POVD1	POVD0	1111 1111	1111 1111
OVDCONS	POUT7 ⁽²⁾	POUT6 ⁽²⁾	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0	0000 0000	0000 0000
PDC0L ⁽¹⁾	PWM Duty	Cycle #0L R	egister (lower	8 bits)					0000 0000	0000 0000
PDC0H ⁽¹⁾	UNU	ISED	PWM Duty C	ycle #0H Re	gister (uppe	r 6 bits)			00 0000	00 0000
PDC1L ⁽¹⁾	PWM Duty	Cycle #1L re	egister (lower	8 bits)					0000 0000	0000 0000
PDC1H ⁽¹⁾	UNU	ISED	PWM Duty C	ycle #1H Re	gister (uppe	r 6 bits)			00 0000	00 0000
PDC2L ⁽¹⁾	PWM Duty	Cycle #2L R	egister (lower	8 bits)					0000 0000	0000 0000
PDC2H ⁽¹⁾	UNU	ISED	PWM Duty C	ycle #2H Re	gister (uppe	r 6 bits)			00 0000	00 0000
PDC3L ^(1,2)	PWM Duty	Cycle #3L R	egister (lower	8 bits)					0000 0000	0000 0000
PDC3H ^(1,2)	UNU	ISED	PWM Duty C	ycle #3H Re	gister (uppe	r 6 bits)			00 0000	00 0000

TABLE 17-6: REGISTERS ASSOCIATED WITH THE POWER CONTROL PWM MODULE

Legend: - = Unimplemented, read as '0', u = unchanged. Shaded cells are not used with the Power Control PWM.

Note 1: Double-buffered register pairs. Refer to text for explanation of how these registers are read and written to.

2: Unimplemented in PIC18F2331/2431 devices; maintain these bits clear. Reset values shown are for PIC18F4331/4431 devices.

NOTES:

18.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

18.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

An overview of I²C operations and additional information on the SSP module can be found in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

Refer to application note AN578, "Use of the SSP Module in the I^2C^{TM} Multi-Master Environment" (DS00578).

18.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module. Additional information on the SPI module can be found in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC7/RX/DT/SDO or RD1/SDO
- Serial Data In (SDI) RC4/INT1/SDI/SDA or RD2/SDI/SDA
- Serial Clock (SCK) RC5/INT2/SCK/SCL or RD3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RC6/TX/CK/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON (SSPCON<5:0>) and SSPSTAT<7:6> registers. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock rate (Master mode only)
- Slave Select mode (Slave mode only)


R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
SMP	CKE	D/A	Р	S	R/W	UA	BF			
bit 7					-		bit			
Legend:										
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 7	SMP: Sample SPI Master m	iode:	d of data out							
		a sampled at en a sampled at mi			crowire)					
		cleared when s	SPI is used in	Slave mode.						
bit 6	CKE: SPI Clo	ock Edge Select	bit (Figure 18	3-2, Figure 18-3	3 and Figure 18	-4)				
		<u>≺P = 0:</u> smitted on rising smitted on fallin			ternate)					
	SPI mode, Cl		ly euge of SC	ĸ						
	1 = Data tran	smitted on fallin smitted on rising			efault)					
	I ² C™ mode:	be maintained								
bit 5	D/A : Data/Ad	dress bit (I ² C m	ode only)							
		that the last by that the last by								
bit 4	P: Stop bit (I ²	C mode only)								
	cleared.				hen the Start bit bit is '0' on Rese		st; SSPEN is			
	0 = Stop bit w	as not detected								
bit 3	S: Start bit (I ² C mode only)									
	This bit is cleared when the SSP module is disabled or when the Stop bit is detected last; SSPEN is cleared.									
	1 = Indicates	that a Start bit I as not detected		ected last (this l	oit is '0' on Res	et)				
bit 2		/rite Information								
	address mato 1 = Read	the R/\overline{W} bit info	ormation follov art bit, Stop b	wing <u>the l</u> ast ac it or ACK bit.	ldress match. T	his bit is only v	alid from the			
L:1 1	0 = Write	ddrees hit (10		a mb v)						
bit 1	1 = Indicates	Address bit (10- that the user ne does not need to	eeds to update	• ·	n the SSPADD	register				
bit 0	0 = Address 0 BF: Buffer Fu									
		and I ² C modes	s):							
	1 = Receive of	complete, SSPE	BUF is full							
		not complete, S	SPBUF is em	pty						
		in progress, SS	PBUF is full 3UF is empty							

REGISTER 18-1: SSPSTAT: SYNCHRONOUS SERIAL PORT STATUS REGISTER

REGISTER 18-2: SSPCON: SYNCHRONOUS SERIAL PORT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0				
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable b	oit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 7		e Collision Detec	+ b;+								
		PxBUF register is		e it is still transm	nitting the previ	ious word (mus	t be cleared i				
	0 = No collis	,									
bit 6	SSPOV: Red	eive Overflow In	dicator bit								
	In SPI mode	<u>.</u>									
		yte is received w									
		ow, the data in S					user				
		ad the SSPBUF, node, the overflo					n) is				
	initiated by writing to the SSPBUF register.0 = No overflow										
	<u>In l²C™ moo</u>										
	•	s received while t n't care" in Transi		•	• .	•					
	0 = No over		mit mode. 55	POV must be c	leared in sollw	are in either mo	de.				
bit 5			Port Enable h	nit							
Sit 0	SSPEN: Synchronous Serial Port Enable bit In SPI mode:										
	1 = Enables serial port and configures SCK, SDO and SDI as serial port pins										
	0 = Disables serial port and configures these pins as I/O port pins										
	In I ² C mode:				.						
		the serial port ar serial port and c				al port pins					
		es, when enabled				s input or outpu	t.				
bit 4		Polarity Select bi			, ,						
	In SPI mode:										
	 1 = Idle state for clock is a high level (Microwire default) 0 = Idle state for clock is a low level (Microwire alternate) 										
			w level (Micro	wire alternate)							
	In I ² C mode: SCK release										
	1 = Enable c										
	0 = Holds clo	ock low (clock str	etch). (Used t	to ensure data s	setup time.)						
bit 3-0	SSPM3:SSP	M0: Synchronou	s Serial Port	Mode Select bit	s						
	SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0000 = SPI Master mode, clock = Fosc/4										
	0001 = SPI Master mode, clock = Fosc/16 0010 = SPI Master mode, clock = Fosc/64										
		Master mode, cio Master mode, cio									
		Slave mode, cloc			enabled						
	0101 = SPI 3	Slave mode, cloo	k = SCK pin,			an be used as I	/O pin				
		Slave mode, 7-bit									
		Slave mode, 10-b Firmware Control		ode (slave Idle)							
	1110 = I ² C S	Slave mode, 7-bi	t address with	Start and Stop	bit interrupts e	enabled					

FIGURE 18-1: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear bit SSPEN, reinitialize the SSPCON register and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- Serial Data Out (SDO) RC7/RX/DT/SDO or RD1/SDO
- SDI must have TRISC<4> or TRISD<2> set
- SDO must have TRISC<7> or TRISD<1> cleared
- SCK (Master mode) must have TRISC<5> or TRISD<3> cleared
- SCK (Slave mode) must have TRISC<5> or TRISD<3> set
- SS must have TRISA<6> set
 - Note 1: When the SPI is in Slave mode with the \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - **2:** If the SPI is used in Slave mode with CKE = 1, then the \overline{SS} pin control must be enabled.
 - 3: When the SPI is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the state of the SS pin can affect the state read back from the TRISC<6> bit. The peripheral OE signal from the SSP module into PORTC controls the state that is read back from the TRISC<6> bit (see Section 10.3 "PORTC, TRISC and LATC Registers" for information on PORTC). If Read-Modify-Write instructions, such as BSF, are performed on the TRISC register while the SS pin is high, this will cause the TRISC<6> bit to be set, thus disabling the SDO output.





FIGURE 18-3: SPI MODE TIMING (SLAVE MODE WITH CKE = 0)






TABLE 18-1:	REGISTERS ASSOCIATED WITH SPI OPERATION
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value or POR, BC		Valu all o Res	ther
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 00	Οx	0000	000u
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 00	00	-000	0000
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 00	00	-000	0000
TRISC	PORTC Da	ata Direction	Register						1111 11	11	1111	1111
SSPBUF	SSP Rece	ive Buffer/Tra	ansmit Re	gister					XXXX XX	xx	uuuu	uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 00	00	0000	0000
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽²⁾	PORTA D	PORTA Data Direction Register					1111 11	11	1111	1111
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 00	00	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note 1: RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes.


2: RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read '0' in all other oscillator modes.


18.3 SSP I²C Operation

The SSP module, in I²C mode, fully implements all slave functions except general call support and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the SCK/ SCL pin, which is the clock (SCL), and the SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<5:4> or TRISD<3:2> bits.

The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).





multiplexed to pin RD1. The SSP module has five registers for I²C operation.

is multiplexed to pin RD2 and SDO is

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)

These are the:

- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with Start and Stop bit interrupts enabled to support Firmware Controlled Master mode
- I²C Slave mode (10-bit address), with Start and Stop bit interrupts enabled to support Firmware Controlled Master mode
- I²C Start and Stop bit interrupts enabled to support Firmware Controlled Master mode; Slave is Idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

Additional information on SSP I²C operation can be found in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

18.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<5:4> or TRISD<3:2> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. They include (either or both):

- a) The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- b) The SSP Overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 18-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit, BF, is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirements of the SSP module, are shown in timing parameter 100 and parameter 101.

18.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The Buffer Full bit, BF, is set.
- c) An ACK pulse is generated.
- d) SSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave (Figure 18-7). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-Bit Addressing mode is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 18-2: DATA TRANSFER RECEIVED BYTE ACTIONS

	its as Data s Received	SSPSR $ ightarrow$ SSPBUF	Generate ACK Pulse	Set SSPIF Bit (SSP interrupt occurs
BF	SSPOV		Fuise	if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	No	No	Yes


Note: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

18.3.1.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set. This is an error condition due to the user's firmware.

An SSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.




18.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 18-7). An SSP interrupt is generated for each data transfer byte. Flag bit, SSPIF, must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit, SSPIF, is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the ACK pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin SCK/SCL should be enabled by setting bit CKP.





18.3.2 MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is Idle and both the S and P bits are clear.

In Master mode, the SCL and SDA lines are manipulated by clearing the corresponding TRISC<5:4> or TRISD<3:2> bits. The output level is always low, regardless of the value(s) in PORTC<5:4> or PORTD<3:2>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<4> or TRISD<2> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt will occur if enabled):

- · Start condition
- Stop condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the Slave mode Idle (SSPM3:SSPM0 = 1011) or with the Slave active. When both Master and Slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

18.3.3 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I^2C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is Idle and both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master mode, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<5:4> or TRISD<3:2>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

IADEL IU										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
SSPBUF	SSP Rece	ive Buffer/Tr	ransmit R	egister					XXXX XXXX	uuuu uuuu
SSPADD	SSP Addre	ess Register	· (I ² C moc	le)					0000 0000	0000 0000
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPSTAT	SMP ⁽¹⁾	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
TRISC ⁽²⁾	PORTC Da	PORTC Data Direction Register							1111 1111	1111 1111
TRISD ⁽²⁾	PORTD Da	ORTD Data Direction Register 1							1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP module in I²C mode.

Note 1: Maintain these bits clear in I^2C mode.

2: Depending upon the setting of SSPMX in CONFIG3H, these pins are multiplexed to PORTC or PORTD.

19.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules available in the PIC18F2331/ 2431/4331/4431 family of microcontrollers. EUSART is also known as a Serial Communications Interface or SCI.

The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a halfduplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The EUSART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These features make it ideally suited for use in Local Interconnect Network (LIN) bus systems.

The EUSART can be configured in the following modes:

- Asynchronous (full-duplex) with:
 - Auto-wake-up on character reception
 - Auto-baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half-duplex) with selectable clock polarity
- Synchronous Slave (half-duplex) with selectable clock polarity

In order to configure pins RC6/TX/CK/SS and RC7/RX/ DT/SDO as the Enhanced Universal Synchronous Asynchronous Receiver Transmitter:

- SPEN (RCSTA<7>) bit must be set (= 1),
- TRISC<6> bit must be set (= 1), and
- TRISC<7> bit must be set (= 1).

Note:	The EUSART control will automatically
	reconfigure the pin from input to output as
	needed.

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCTL)

These are detailed on the following pages in Register 19-1, Register 19-2 and Register 19-3, respectively.

19.1 Asynchronous Operation in Power-Managed Modes

The EUSART may operate in Asynchronous mode while the peripheral clocks are being provided by the internal oscillator block. This makes it possible to remove the crystal or resonator that is commonly connected as the primary clock on the OSC1 and OSC2 pins.

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz (see Table 25-6). However, this frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output back to 8 MHz. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source (see **Section 3.6 "INTOSC Frequency Drift**" for more information).

The other method adjusts the value in the Baud Rate Generator (BRG). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
oit 7							bit
Legend:							
R = Reada		W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	CSRC: Clock	k Source Select	bit				
	<u>Asynchronou</u> Don't care.	<u>is mode:</u>					
		<u>s mode:</u> node (clock gen ode (clock from					
bit 6		ansmit Enable I 9-bit transmissio					
		B-bit transmissio					
bit 5	TXEN: Trans	smit Enable bit ⁽¹)				
	1 = Transmi 0 = Transmi						
bit 4	SYNC: EUS/	ART Mode Sele	ct bit				
	1 = Synchror						
L:1 0	0 = Asynchro		stor hit				
bit 3	Asynchronou	nd Break Chara	cter dit				
	1 = Send Sy			n (cleared by ha	rdware upon c	ompletion)	
	Synchronous Don't care.	<u>s mode:</u>	·				
bit 2	BRGH: High	Baud Rate Sele	ect bit				
	<u>Asynchronou</u> 1 = High spe 0 = Low spee	ed					
	Synchronous Unused in th	<u>s mode:</u>					
bit 1		mit Shift Regist	er Status bit				
	1 = TSR emp 0 = TSR full	-					
bit 0	TX9D: 9th Bi	it of Transmit Da	ato				

SPEN bit 7 Legend:	RX9	SREN					
		-	CREN	ADDEN	FERR	OERR	RX9D
_egend:							bit
Legena.							
R = Readab	le bit	W = Writable I	pit	U = Unimplem	ented bit. read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 7	SPEN: Serial	Port Enable bit					
				and TX/CK pin	s as serial port	: pins)	
-: -		rt disabled (hele eceive Enable b					
bit 6		bit reception	IL				
		B-bit reception					
oit 5	SREN: Single	Receive Enab	le bit				
	<u>Asynchronou</u> Don't care.	<u>s mode</u> :					
	Synchronous	mode – Master					
		single receive					
		single receive ared after recep	tion is comple	te			
		mode – Slave:					
oit 4	CREN: Conti	nuous Receive	Enable bit				
	Asynchronous 1 = Enables 0 = Disables	receiver					
	Synchronous	<u>mode:</u> continuous rece		le bit, CREN, is	cleared (CREI	N overrides SR	EN)
		continuous rec					
oit 3		ress Detect Ena s mode 9-Bit (R					
	1 = Enables	address detecti	on, enables in	terrupt and load			
	<u>Asynchronou</u> Don't care.	<u>s mode 9-Bit (R</u>	<u>X9 = 0)</u> :				
oit 2	FERR: Frami	ng Error bit					
	1 = Framing 0 = No frami		odated by rea	ding RCREG re	gister and rece	iving next valid	byte)
oit 1	OERR: Overr						
	1 = Overrun 0 = No overr		eared by clear	ring bit, CREN)			
oit O		t of Received D		and must be ca			

U-0	R-1	U-0	R/W-1	R/W-0	U-0	R/W-0	R/W-0
0-0		0-0	1	1 1	0-0	-	-
	RCIDL		SCKP	BRG16	_	WUE	ABDEN
bit 7							bit
Legend:			L 14			-l (0)	
R = Reada		W = Writable		U = Unimplem			
-n = Value	alPOR	'1' = Bit is set		'0' = Bit is clea	irea	x = Bit is unki	nown
bit 7	Unimplemen	ted: Read as '	0'				
bit 6	RCIDL: Rece	ive Operation I	dle Status bit				
	1 = Receiver						
	0 = Receive in						
bit 5	-	ted: Read as '					
bit 4		nronous Clock	Polarity Select	t bit			
	Asynchronous Unused in this						
	Synchronous						
		for clock (CK)	is a high level				
	0 = Idle state	for clock (CK)	is a low level				
bit 3		it Baud Rate R	-				
				H and SPBRG only (Compatible	mode), SPBI	RGH value igno	ored
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	WUE: Wake-u	up Enable bit					
	hardware		sing edge	RX pin – interru etected	pt generated	on falling edge	; bit cleared i
	Synchronous Unused in this						
bit 0	ABDEN: Auto	o-Baud Detect	Enable bit				
	cleared in		on completion		r – requires re	eception of a S	ync field (55h
	Synchronous			ompleted			
	Unused in this						

19.2 EUSART Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator, that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit (BAUDCTL<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 also control the baud rate. In Synchronous mode, bit BRGH is ignored. Table 19-1 shows the formula for computation of the baud rate for different EUSART modes, which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 19-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 19-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 19-2. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG, to reduce the baud rate error or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

19.2.1 POWER-MANAGED MODE OPERATION

The system clock is used to generate the desired baud rate. However, when a power-managed mode is entered, the clock source may be operating at a different frequency than in PRI_RUN mode. In Sleep mode, no clocks are present and in PRI_IDLE, the primary clock source continues to provide clocks to the Baud Rate Generator. However, in other powermanaged modes, the clock frequency will probably change. This may require the value in SPBRG to be adjusted.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit and make sure that the receive operation is Idle before changing the system clock.

19.2.2 SAMPLING

The data on the RC7/RX/DT/SDO pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

C	onfiguration B	lits	BRG/EUSART Mode	Baud Rate Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rale Formula		
0	0	0	8-Bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-Bit/Asynchronous	$\Gamma_{000}(16 (n + 1))$		
0	1	0	16-Bit/Asynchronous	Fosc/[16 (n + 1)]		
0	1	1	16-Bit/Asynchronous			
1	0	x	8-Bit/Synchronous	Fosc/[4 (n + 1)]		
1	1	Х	16-Bit/Synchronous			

TABLE 19-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

EXAMPLE 19-1: CALCULATING BAUD RATE ERROR

	f 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Fosc/(64 ([SPBRGH:SPBRG] + 1))
Solving for SPBRGH:SP	
X =	((Fosc/Desired Baud Rate)/64) – 1
=	((1600000/9600)/64) - 1
=	[25.042] = 25
Calculated Baud Rate =	1600000/(64 (25 + 1))
=	9615
Error =	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate
=	(9615 - 9600)/9600 = 0.16%

TABLE 19-2 :	REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR
---------------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
BAUDCTL	- RCIDL - SCKP BRG16 - WUE ABDEN							ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	EUSART	USART Baud Rate Generator Register High Byte 0000 0000 0000 0000								
SPBRG	EUSART	JSART Baud Rate Generator Register Low Byte 0000 0000 0000 0000								

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 19-3: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	= 0, BRGH	H = 0, BRG	616 = 0				
BAUD RATE	Fosc	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			c = 8.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_	_			_	_	—		_	_	_	_
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	—
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—		—

			S	YNC = 0, E	BRGH = (), BRG16 =	0			
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51	
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12	
2.4	2.404	0.16	25	2.403	-0.16	12	—	—	—	
9.6	8.929	-6.99	6	—	—	—	—	—	—	
19.2	20.833	8.51	2	—	—	—	—	—	—	
57.6	62.500	8.51	0	—	—	_	—	—	—	
115.2	62.500	-45.75	0	—	_	_	—	_	—	

					SYNC	= 0, BRGH	l = 1, BRG	1 6 = 0				
BAUD	Fosc	Fosc = 40.000 MHz		Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fos	c = 8.000	MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
2.4	—	_	_	_	_	_	2.441	1.73	255	2.403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	_	—

TABLE 19-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

			S	YNC = 0, E	BRGH = 1	, BRG16 =	0			
BAUD RATE	Foso	= 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3				_		_	0.300	-0.16	207	
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51	
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25	
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_	
19.2	19.231	0.16	12	_	_	_	_	_	_	
57.6	62.500	8.51	3	—	_	_	—	_	_	
115.2	125.000	8.51	1	_		—	_		—	

					SYNC	= 0, BRGH	i = 0, BRG	16 = 1				
BAUD	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fos	c = 8.000	MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	_	_

			S	YNC = 0, E	BRGH = c), BRG16 =	1			
BAUD	Foso	= 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207	
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51	
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25	
9.6	9.615	0.16	25	9.615	-0.16	12	—	—	—	
19.2	19.231	0.16	12	—	—	—	—	—	—	
57.6	62.500	8.51	3	—	—	—	—	_	—	
115.2	125.000	8.51	1	—	_	_	—	_	—	

				SYNC = 0	, BRGH =	= 1, BRG16	= 1 or SY	NC = 1,	BRG16 = 1			
BAUD	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fose	: = 8.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)									
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16

TABLE 19-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYN	IC = 0, BR	GH = 1, BI	RG16 = 1	or SYNC =	= 1, BRG1	6 = 1		
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832	
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207	
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103	
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25	
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12	
57.6	58.824	2.12	16	55.555	3.55	8	—	_	_	
115.2	111.111	-3.55	8	—	_	_	—	_		

19.2.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 19-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Detect must receive a byte with the value of 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement takes over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin, or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG registers. Once the 5th edge is seen (should correspond to the Stop bit), the ABDEN bit is automatically cleared.

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 19-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded.


- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character (see Section 19.3.4 "Auto-Wake-up on Sync Break Character").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 19-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/256
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of the BRG16 setting.

FIGURE 19-1: AUTOMATIC BAUD RATE CALCULATION



19.3 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCTL<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

Asynchronous mode is available in all low-power modes; it is available in Sleep mode only when Auto-Wake-up on Sync Break is enabled. When in PRI_IDLE mode, no changes to the Baud Rate Generator values are required; however, other low-power mode clocks may operate at another frequency than the primary clock. Therefore, the Baud Rate Generator values may need to be adjusted.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- · Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

19.3.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 19-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit, TXIF (PIR1<4>), is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. Flag bit TXIF is not cleared immediately upon loading the Transmit Buffer register, TXREG. TXIF becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit, TRMT, is a readonly bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
2:	Flag bit TXIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:


- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREG register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.














Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	— ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							-000 0000	-000 0000	
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111 1111	-111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	0000 000x
TXREG	EUSART Tra	ansmit Regist	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	CTL – RCIDL – SCKP BRG16 – WUE ABDEN									-1-1 0-00
SPBRGH	BRGH EUSART Baud Rate Generator Register High Byte									0000 0000
SPBRG	EUSART Baud Rate Generator Register Low Byte								0000 0000	0000 0000
المعيمية					<u>.</u>					•

TABLE 19-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for asynchronous transmission.

19.3.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 19-5. The data is received on the RC7/RX/DT/SDO pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RCIE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- 6. Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

19.3.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 19-5: EUSART RECEIVE BLOCK DIAGRAM



To set up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit, BRGH (see Section 19.2 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9. Can be used as address/data bit.

- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREG register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 19-6: ASYNCHRONOUS RECEPTION Start bit Start Start RX (Pin) ′bit 0 🛛 bit 1 (bit 7/8/ ' Stop Stop Stop bit bit bit bit 0 bit 7/8 bit 7/8/ bit Rcv Shift Reg → Rcv Buffer Reg Word 2 RCREG Word 1 RCREG Read Rcv Buffer Reg RCREG RCIF (Interrupt Flag) OERR bit CREN Note: This timing diagram shows three words appearing on the RX input. The RCREG (Receive Buffer) is read after

TABLE 19-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

the third word, causing the OERR (Overrun) bit to be set.

0000 000x	0000 000u
-000 0000	
-000 0000	-000 0000
-000 0000	-000 0000
-111 1111	-111 1111
0000 000x	x000 0000
0000 0000	0000 0000
0000 0010	0000 0010
-1-1 0-00	-1-1 0-00
0000 0000	0000 0000
0000 0000	0000 0000
,	-111 1111 0000 000x 0000 0000 0000 0010 -1-1 0-00 0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for asynchronous reception.

19.3.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line, while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCTL<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 19-7), and asynchronously if the device is in Sleep mode (Figure 19-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

19.3.4.1 Special Considerations Using Auto-Wake-up

Since Auto-Wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-character

and cause data or framing errors. To work properly, therefore, the initial characters in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices, or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


19.3.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/ DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.


The fact that the WUE bit has been cleared (or is still set), and the RCIF flag is set, should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 19-7: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION







19.3.5 BREAK CHARACTER SEQUENCE

The Enhanced USART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 19-9 for the timing of the Break character sequence.

19.3.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to setup the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

19.3.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 of the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 19.3.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit before placing the EUSART in its Sleep mode.




FIGURE 19-9: SEND BREAK CHARACTER SEQUENCE

19.4 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/ CK/SS and RC7/RX/DT/SDO I/O pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SCKP bit (BAUDCTL<4>). Setting SCKP sets the Idle state on CK as high, while clearing the bit, sets the Idle state low. This option is provided to support Microwire devices with this module.

19.4.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 19-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit, TXIF, will be set, regardless of the state of enable bit, TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 19-10: SYNCHRONOUS TRANSMISSION




FIGURE 19-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 19-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111 1111	-111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREG	EUSART T	ransmit Regi	ster	_					0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	UDCTL – RCIDL – SCKP BRG16 – WUE ABDEN								-1-1 0-00	-1-1 0-00
SPBRGH	RGH EUSART Baud Rate Generator Register High Byte									0000 0000
SPBRG	EUSART B	aud Rate Ge	0000 0000	0000 0000						

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

19.4.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>) or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RC7/ RX/DT/SDO pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- Ensure bits, CREN and SREN, are clear. 3.
- 4. If interrupts are desired, set enable bit, RCIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 19-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	- ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							TMR1IF	-000 0000	-000 0000
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1	- ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP						-111 1111	-111 1111		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	x000 000x
RCREG	EUSART R	eceive Regis	ter						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	TL – RCIDL – SCKP BRG16 – WUE ABDEN									-1-1 0-00
SPBRGH	EUSART Baud Rate Generator Register High Byte								0000 0000	0000 0000
SPBRG	EUSART Baud Rate Generator Register Low Byte								0000 0000	0000 0000
									0000 0000	0000 0

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

19.5 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the RC6/TX/CK/SS pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

19.5.1 EUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	- ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							-000 0000	-000 0000	
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1		ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111 1111	-111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	0000 000x
TXREG	EUSART Tra	ansmit Registe	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	- RCIDL - SCKP BRG16 - WUE ABDEN								-1-1 0-00	-1-1 0-00
SPBRGH	EUSART Baud Rate Generator Register High Byte									0000 0000
SPBRG	EUSART Baud Rate Generator Register Low Byte									0000 0000

TABLE 19-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

19.5.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the chip from low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCIE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- 6. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- 9. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PIE1		ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1	_	- ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP						-111 1111	-111 1111	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
RCREG	EUSART Re	ceive Registe	r						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	- RCIDL - SCKP BRG16 - WUE ABDEN								-1-1 0-00	-1-1 0-00
SPBRGH	EUSART Baud Rate Generator Register High Byte									0000 0000
SPBRG	EUSART Ba	ud Rate Gene		0000 0000	0000 0000					

TABLE 19-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

NOTES:

20.0 10-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The high-speed Analog-to-Digital (A/D) Converter module allows conversion of an analog signal to a corresponding 10-bit digital number.

The A/D module supports up to 5 input channels on PIC18F2331/2431 devices, and up to 9 channels on the PIC18F4331/4431 devices.

This high-speed 10-bit A/D module offers the following features:

- Up to 200K samples per second
- Two sample and hold inputs for dual-channel simultaneous sampling
- Selectable Simultaneous or Sequential Sampling modes
- 4-word data buffer for A/D results

- Selectable data acquisition timing
- · Selectable A/D event trigger
- · Operation in Sleep using internal oscillator

These features lend themselves to many applications including motor control, sensor interfacing, data acquisition and process control. In many cases, these features will reduce the software overhead associated with standard A/D modules.

The module has 9 registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)
- A/D Control Register 3 (ADCON3)
- A/D Channel Select Register (ADCHS)
- Analog I/O Select Register 0 (ANSEL0)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	ACONV	ACSCH	ACMOD1	ACMOD0	GO/DONE	ADON
bit 7	·	·	•		•		bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
n = Value at POR		'1' = Bit is set	'1' = Bit is set		ared	x = Bit is unkno	own
bit 7-6	Unimpleme	ented: Read as '	∩ '				
bit 5	•	uto-Conversion C		n or Sinale-Sha	ot Mode Select	bit	
		uous Loop mode		p or onigio ori		2.1	
		Shot mode enab					
bit 4	ACSCH: AL	uto-Conversion S	ingle or Multi-	Channel Mode I	bit		
		hannel mode en Channel mode e					
bit 3-2	•	uto-Conversion N					
	If ACSCH =						
	00 = Seque	ential Mode 1 (SE		mples are taker	n in sequence:		
	1st sa	mple: Group A ⁽¹⁾ ample: Group B ⁽¹)				
		ential Mode 2 (SE		moles are take	n in sequence:		
	1st sa	mple: Group A ⁽¹⁾			in in coquonoo.		
		ample: Group B ⁽¹					
		imple: Group C ⁽¹					
		mple: Group D ⁽¹ aneous Mode 1		samples are tal	ken simultanec	usly.	
	1st sa	mple: Group A a	nd Group B ⁽¹⁾	sumples are ta		usiy.	
	11 = Simult	aneous Mode 2	(STNM2); two	samples are tal	ken simultanec	ously:	
		mple: Group A a					
		ample: Group C a					
		0, Auto-Converse Channel Mode					
		Channel Mode					
		Channel Mode					
	11 = Single	Channel Mode	4 (SCM4); Gro	up D is taken a	nd converted ⁽¹)	
bit 1	GO/DONE:	A/D Conversion	Status bit				
		onversion cycle					
		sion Single-Sho		•			•
		are when the A/E eted. If Auto-Con					
		r the user/trigger					
		the conversions			, ,		
	0 = A/D cor	nversion or multi	ple conversion	s completed/nc	ot in progress		
bit 0	ADON: A/D						
		nverter module i	•	er brief power-u	p delay, starts	continuous sam	oling)
	0 = A/D Co	nvortor modulo i	م مانه مام م				

REGISTER 20-1: ADCON0: A/D CONTROL REGISTER 0



R/W-0	R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0
VCFG1	VCFG0	_	FIFOEN	BFEMT	BFOVL	ADPNT1	ADPNT0
bit 7	•		•				bit C
Lagandi							
Legend: R = Readable	a hit	W = Writable	hit	II – Unimplem	nented bit, read	1 ac '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea	-	x = Bit is unkr	Iown
bit 7-6	VCFG<1:0>: /	A/D VREF+ and	A/D VREF- Sc	ource Selection	bits		
				nd AN3 are ana			
				ss (AN2 is an aı ⊧- (AN3 is an ar			
		External VREF			alog input of t	iigitai i/O)	
bit 5	Unimplement	ted: Read as '	כ'				
bit 4	FIFOEN: FIFO	D Buffer Enable	e bit				
	1 = FIFO is e						
	0 = FIFO is d						
bit 3	BFEMT: Buffe						
	1 = FIFO is e		ast one of four	locations has u	inread A/D res	ult data)	
bit 2	BFOVFL: Buff					un data)	
SIT 2			•	ation that has u	nread data		
	0 = A/D result	t has not overf	lowed				
bit 1-0	ADPNT<1:0>	: Buffer Read F	Pointer Locatio	n bits			
	U U	e location to be	e read next.				
	00 = Buffer ac 01 = Buffer ac						
	10 = Buffer ac						
	11 = Buffer ac						

REGISTER 20-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ACQT3	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7		Result Format S	elect bit				
	1 = Right jus 0 = Left justi						
bit 6-3	-	: A/D Acquisitior	n Time Select	bits			
		delay (Conversio			D/DONE is set) ⁽¹⁾	
	0001 = 2 TA						
	0010 = 4 TA 0011 = 6 TA						
	0100 = 8 TA						
	0101 = 10 T						
	0110 = 12 T	ĀD					
	0111 = 16 T						
	1000 = 20 T						
	1001 = 24 T 1010 = 28 T						
	1010 – 20 T 1011 – 32 T						
	1100 = 36 T						
	1101 = 40 T						
	1110 = 48 T						
	1111 = 64 T	ĀD					
bit 2-0		: A/D Conversio	n Clock Selec	t bits			
	000 = Fosc /						
	001 = Fosc	-					
	010 = Fosc/ 011 = Frc/4						
	100 = Fosc						
	101 = Fosc						
	110 = Fosc						
	111 - Epc(Internal A/D RC	Oppillator)				

REGISTER 20-3: ADCON2: A/D CONTROL REGISTER 2

Due to an increased frequency of the internal A/D RC oscillator, FRC/4 provides clock frequencies compatible with previous A/D modules.

REGISTER 20-4: ADCON3: A/D CONTROL REGISTER 3

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRS1	ADRS0	—	SSRC4 ⁽¹⁾	SSRC3 ⁽¹⁾	SSRC2 ⁽¹⁾	SSRC1 ⁽¹⁾	SSRC0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 **ADRS<1:0>**: A/D Result Buffer Depth Interrupt Select Control for Continuous Loop Mode bits The ADRS bits are ignored in Single-Shot mode. 00 = Interrupt is generated when each word is written to the buffer

01 = Interrupt is generated when the 2nd and 4th words are written to the buffer

10 = Interrupt is generated when the 4th word is written to the buffer

11 = Unimplemented

bit 5 Unimplemented: Read as '0'

bit 4-0 SSRC<4:0>: A/D Trigger Source Select bits⁽¹⁾

- 00000 = All triggers disabled
- xxxx1 = External interrupt RC3/INT0 starts A/D sequence

xxx1x = Timer5 starts A/D sequence

xx1xx = Input Capture 1 (IC1) starts A/D sequence

x1xxx = CCP2 compare match starts A/D sequence

1xxxx = Power Control PWM module rising edge starts A/D sequence

Note 1: SSRC<4:0> bits can be set such that any of the triggers will start conversion (e.g., SSRC<4:0)> = 00101 will trigger the A/D conversion sequence when RC3/INT0 or Input Capture 1 event occurs).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GDSEL1	GDSEL0	GBSEL1	GBSEL0	GCSEL1	GCSEL0	GASEL1	GASEL0
bit 7		•					bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7-6	GDSEL1:GD S/H-2 positive 00 = AN3 01 = AN7 ⁽¹⁾ 1x = Reserve		Select bits				
bit 5-4	GBSEL1:GBSEL0: Group B Select bits S/H-2 positive input. 00 = AN1 01 = AN5 ⁽¹⁾ 1x = Reserved						
bit 3-2	GCSEL1:GCSEL0: Group C Select bits S/H-1 positive input. 00 = AN2 01 = AN6 ⁽¹⁾ 1x = Reserved						
bit 1-0	GASEL1:GAS S/H-1 positive 00 = AN0 01 = AN4 10 = AN8 ⁽¹⁾ 11 = Reserve	·	Select bits				

REGISTER 20-5: ADCHS: A/D CHANNEL SELECT REGISTER

Note 1: AN5 through AN8 are available only in PIC18F4331/4431 devices.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
ANS7 ⁽²⁾	ANS6 ⁽²⁾	ANS5 ⁽²⁾	ANS4	ANS3	ANS2	ANS1	ANS0		
bit 7	·				•		bit 0		
Legend:									
	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'					
R = Readable									

REGISTER 20-6: ANSEL0: ANALOG SELECT REGISTER 0⁽¹⁾

bit 7-0 ANS<7:0>: Analog Input Function Select bits

- Correspond to pins AN<7:0>.
- 1 = Analog input
- 0 = Digital I/O
- **Note 1:** Setting a pin to an analog input disables the digital input buffer. The corresponding TRIS bit should be set for an input and cleared for an output (analog or digital). The ANSx bits directly correspond to the ANx pins (e.g., ANS0 = AN0, ANS1 = AN1, etc.). Unused ANSx bits are to be read as '0'.
 - **2:** ANS7 through ANS5 are available only on PIC18F4331/4431 devices.

REGISTER 20-7: ANSEL1: ANALOG SELECT REGISTER 1⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
_	—	—	—	—	—	—	ANS8 ⁽²⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 7-1 Unimplemented: Read as '0'
- bit 0 ANS8: Analog Input Function Select bit
 - 1 = Analog input
 - 0 = Digital I/O
- **Note 1:** Setting a pin to an analog input disables the digital input buffer. The corresponding TRIS bit should be set for an input and cleared for an output (analog or digital). The ANSx bits directly correspond to the ANx pins (e.g., ANS8 = AN8, ANS9 = AN9, etc.). Unused ANSx bits are to be read as '0'.
 - **2:** ANS8 is available only on PIC18F4331/4431 devices.

PIC18F2331/2431/4331/4431

The A/D channels are grouped into four sets of 2 or 3 channels. For the PIC18F2331/2431 devices, AN0 and AN4 are in Group A, AN1 is in Group B, AN2 is in Group C and AN3 is in Group D. For the PIC18F4331/4431 devices, AN0, AN4 and AN8 are in Group A, AN1 and AN5 are in Group B, AN2 and AN6 are in Group C and AN3 and AN7 are in Group D. The selected channel in each group is selected by configuring the A/D Channel Select Register, ADCHS.

The analog voltage reference is software selectable to either the device's positive and negative analog supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/VREF+/CAP2/QEA and RA2/AN2/VREF-/ CAP1/INDX, or some combination of supply and external sources. Register ADCON1 controls the voltage reference settings. The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D Converter can individually be configured as an analog input or digital I/O using the ANSEL0 and ANSEL1 registers. The ADRESH and ADRESL registers contain the value in the result buffer pointed to by ADPNT<1:0> (ADCON1<1:0>). The result buffer is a 4-deep circular buffer that has a Buffer Empty status bit, BFEMT (ADCON1<3>), and a Buffer Overflow status bit, BFOVFL (ADCON1<2>).




FIGURE 20-1: A/D BLOCK DIAGRAM

20.1 Configuring the A/D Converter

The A/D Converter has two types of conversions, two modes of operation and eight different Sequencing modes. These features are controlled by the ACONV bit (ADCON0<5>), ACSCH bit (ADCON0<4>) and ACMOD<1:0> bits (ADCON0<3:2>). In addition, the A/D channels are divided into four groups as defined in the ADCHS register. Table 20-1 shows the sequence configurations as controlled by the ACSCH and ACMOD<1:0> bits.

20.1.1 CONVERSION TYPE

Two types of conversions exist in the high-speed 10-bit A/D Converter module that are selected using the ACONV bit. Single-Shot mode allows a single conversion or sequence to be enabled when ACONV = 0. At the end of the sequence, the GO/DONE bit will be automatically cleared and the interrupt flag, ADIF, will be set. When using Single-Shot mode and configured for Simultaneous mode, STNM2, acquisition time must be used to ensure proper conversion of the analog input signals.

Continuous Loop mode allows the defined sequence to be executed in a continuous loop when ACONV = 1. In this mode, either the user can trigger the start of conversion by setting the GO/DONE bit, or one of the A/D triggers can start the conversion. The interrupt flag, ADIF, is set based on the configuration of the bits, ADRS<1:0> (ADCON3<7:6>). In Simultaneous modes, STNM1 and STNM2, acquisition time must be configured to ensure proper conversion of the analog input signals.

20.1.2 CONVERSION MODE

The ACSCH bit (ADCON0<4>) controls how many channels are used in the configured sequence. When clear, the A/D is configured for single channel conversion and will convert the group selected by the ACMOD<1:0> bits and the channel selected by the GxSEL<1:0> bits (ADCHS register). When ACSCH = 1, the A/D is configured for multiple channel conversion and the sequence is defined by ACMOD<1:0>.

TABLE 20-1: A	AUTO-CONVERSION SEQUENCE CONFIGURATIONS
---------------	---

Mode	ACSCH	ACMOD<1:0>	Description
Multi-Channel Sequential Mode 1 (SEQM1)	1	00	Groups A and B are sampled and converted sequentially.
Multi-Channel Sequential Mode 2 (SEQM2)	1	01	Groups A, B, C and D are sampled and converted sequentially.
Multi-Channel Simultaneous Mode 1 (STNM1)	1	10	Groups A and B are sampled simultaneously and converted sequentially.
Multi-Channel Simultaneous Mode 2 (STNM2)	1	11	Groups A and B are sampled simultaneously, then converted sequentially. Then, Group C and D are sampled simultaneously, then converted sequentially.
Single Channel Mode 1 (SCM1)	0	00	Group A is sampled and converted.
Single Channel Mode 2 (SCM2)	0	01	Group B is sampled and converted.
Single Channel Mode 3 (SCM3)	0	10	Group C is sampled and converted.
Single Channel Mode 4 (SCM4)	0	11	Group D is sampled and converted.

20.1.3 CONVERSION SEQUENCING

The ACMOD<1:0> bits control the sequencing of the A/D conversions. When ACSCH = 0, the A/D is configured to sample and convert a single channel. The ACMOD bits select which group to perform the conversions and the GxSEL<1:0> bits select which channel in the group is to be converted. If Single-Shot mode is enabled, the A/D interrupt flag will be set after the channel is converted. If Continuous Loop mode is enabled, the A/D interrupt flag will be set according to the ADRS<1:0> bits.

When ACSCH = 1, multiple channel sequencing is enabled and two submodes can be selected. The first mode is Sequential mode with two settings. The first setting is called SEQM1 and first samples and converts the selected Group A channel and then samples and converts the selected Group B channel. The second mode is called SEQM2 and it samples and converts a Group A channel, Group B channel, Group C channel and finally, a Group D channel.

The second multiple channel sequencing submode is Simultaneous Sampling mode. In this mode, there are also two settings. The first setting is called STNM1 and uses the two sample and hold circuits on the A/D module. The selected Group A and B channels are simultaneously sampled and then the Group A channel is converted followed by the conversion of the Group B channel. The second setting is called STNM2 and starts the same as STNM1, but follows it with a simultaneous sample of Group C and D channels. The A/D module will then convert the Group C channel followed by the Group D channel.

20.1.4 TRIGGERING A/D CONVERSIONS

The PIC18F2331/2431/4331/4431 devices are capable of triggering conversions from many different sources. The same method used by all other microcontrollers of setting the GO/DONE bit still works. The other trigger sources are:

- RC3/INT0 Pin
- Timer5 Overflow
- Input Capture 1 (IC1)
- CCP2 Compare Match
- · Power Control PWM Rising Edge

These triggers are enabled using the SSRC<4:0> bits (ADCON3<4:0>). Any combination of the five sources can trigger a conversion by simply setting the corresponding bit in ADCON3. When the trigger occurs, the GO/DONE bit is automatically set by the hardware and then cleared once the conversion completes.

20.1.5 A/D MODULE INITIALIZATION STEPS

The following steps should be followed to initialize the A/D module:

- 1. Configure the A/D module:
 - a) Configure analog pins, voltage reference and digital I/O.
 - b) Select A/D input channels.
 - c) Select A/D Auto-Conversion mode (Single-Shot or Continuous Loop).
 - d) Select A/D conversion clock.
 - e) Select A/D conversion trigger.
- 2. Configure A/D interrupt (if required):
 - a) Set GIE bit.
 - b) Set PEIE bit.
 - c) Set ADIE bit.
 - d) Clear ADIF bit.
 - e) Select A/D trigger setting.
 - f) Select A/D interrupt priority.
- 3. Turn On ADC:
 - a) Set ADON bit in ADCON0 register.
 - b) Wait the required power-up setup time, about 5-10 $\mu s.$
- 4. Start sample/conversion sequence:
 - a) Sample for a minimum of 2 TAD and start conversion by setting the GO/DONE bit. The GO/DONE bit is set by the user in software or by the module if initiated by a trigger.
 - b) If TACQ is assigned a value (multiple of TAD), then setting the GO/DONE bit starts a sample period of the TACQ value, then starts a conversion.
- 5. Wait for A/D conversion/conversions to complete using one of the following options:
 - a) Poll for the GO/DONE bit to be cleared if in Single-Shot mode.
 - b) Wait for the A/D Interrupt Flag (ADIF) to be set.
 - c) Poll for the BFEMT bit to be cleared to signify that at least the first conversion has completed.
- 6. Read A/D results, clear ADIF flag, reconfigure trigger.

20.2 A/D Result Buffer

The A/D module has a 4-level result buffer with an address range of 0 to 3, enabled by setting the FIFOEN bit in the ADCON1 register. This buffer is implemented in a circular fashion, where the A/D result is stored in one location and the address is incremented. If the address is greater than 3, the pointer is wrapped back around to 0. The result buffer has a Buffer Empty Flag, BFEMT, indicating when any data is in the buffer. It also has a Buffer Overflow Flag, BFOVFL, which indicates when a new sample has overwritten a location that was not previously read.

Associated with the buffer is a pointer to the address for the next read operation. The ADPNT<1:0> bits configure the address for the next read operation. These bits are read-only.

The Result Buffer also has a configurable interrupt trigger level that is configured by the ADRS<1:0> bits. The user has three selections: interrupt flag set on every write to the buffer, interrupt on every second write to the buffer, or interrupt on every fourth write to the buffer. ADPNT<1:0> is reset to '00' every time a conversion sequence is started (either by setting the GO/DONE bit or on a trigger).

Note: When right justified, reading ADRESL increments the ADPNT<1:0> bits. When left justified, reading ADRESH increments the ADPNT<1:0> bits.

20.3 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 20-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	g capa	acitor is disco	nne	ected from	the
	input p	in.				

To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 20-1 shows the calculation of the minimum required acquisition time TACQ. In this case, the converter module is fully powered up at the outset and therefore, the amplifier settling time, TAMP, is negligible. This calculation is based on the following application system assumptions:

CHOLD	=	9 pF
Rs	=	100Ω
Conversion Error	\leq	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 6 \ k\Omega$
Temperature	=	50°C (system max.)
VHOLD	=	0V @ time = 0

EQUATION 20-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF


EQUATION 20-2: MINIMUM A/D HOLDING CAPACITOR CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
TC	=	-(CHOLD)(RIC + RSS + RS) $\ln(1/2048)$

EXAMPLE 20-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	Negligible
TCOFF	=	$(\text{Temp} - 25^{\circ}\text{C})(0.005 \ \mu\text{s}/^{\circ}\text{C})$ $(50^{\circ}\text{C} - 25^{\circ}\text{C})(0.005 \ \mu\text{s}/^{\circ}\text{C}) = .13 \ \mu\text{s}$
Temper	ature	coefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 μ s.
ТС	=	-(ChOLD) (RIC + RSS + RS) ln(1/2047) μ s -(9 pF) (1 k Ω + 6 k Ω + 100 Ω) ln(0.0004883) μ s = .49 μ s
TACQ	=	$0 + .49 \ \mu s + .13 \ \mu s = .62 \ \mu s$
Note:	: If th	ie converter module has been in Sleep mode, TAMP is 2.0 μs from the time the part exits Sleep mode.

FIGURE 20-2: ANALOG INPUT MODEL



20.4 A/D Voltage References

If external voltage references are used instead of the internal AVDD and AVSS sources, the source impedance of the VREF+ and VREF- voltage sources must be considered. During acquisition, currents supplied by these sources are insignificant. However, during conversion, the A/D module sinks and sources current through the reference sources.

In order to maintain the A/D accuracy, the voltage reference source impedances should be kept low to reduce voltage changes. These voltage changes occur as reference currents flow through the reference source impedance.

Note: When using external references, the source impedance of the external voltage references must be less than 75Ω in order to achieve the specified ADC resolution. A higher reference source impedance will increase the ADC offset and gain errors. Resistive voltage dividers will not provide a low enough source impedance. To ensure the best possible ADC performance, external VREF inputs should be buffered with an op amp or other low-impedance circuit.

20.5 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time an A/D conversion is triggered.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and the start of conversion. This occurs when the ACQT3:ACQT0 bits (ADCON2<6:3>) remain in their Reset state ('0000'). If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When triggered, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and triggering the A/D. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

20.6 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are eight possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator
- Internal RC Oscillator/4

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (approximately 416 ns, see parameter A11 for more information).

Table 20-2 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clock S	ource (TAD)	Maximum Device Frequency				
Operation	ADCS2:ADCS0	PIC18FXX31	PIC18LFXX31 ⁽⁴⁾			
2 Tosc	000	4.8 MHz	666 kHz			
4 Tosc	100	9.6 MHz	1.33 MHz			
8 Tosc	001	19.2 MHz	2.66 MHz			
16 Tosc	101	38.4 MHz	5.33 MHz			
32 Tosc	010	40.0 MHz	10.65 MHz			
64 Tosc	110	40.0 MHz	21.33 MHz			
RC/4 ⁽³⁾	011	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾			
RC ⁽³⁾	111	4.0 MHz ⁽²⁾	4.0 MHz ⁽²⁾			

TABLE 20-2: TAD vs. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of 2-6 μ s.

2: The RC source has a typical TAD time of 0.5-1.5 μs.

3: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification unless in Single-Shot mode.

4: Low-power devices only.

20.7 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT3:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D RC clock to be selected. If bits ACQT3:ACQT0 are set to '0000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.

Note: The A/D can operate in Sleep mode only when configured for Single-Shot mode. If the part is in Sleep mode, and it is possible for a source other than the A/D module to wake the part, the user must poll ADCON0<GO/DONE> to ensure it is clear before reading the result.

20.8 Configuring Analog Port Pins

The ANSEL0, ANSEL1, TRISA and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the ANSEL0, ANSEL1 and TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

20.9 A/D Conversions

Figure 20-3 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins. The internal A/D RC oscillator must be selected to perform a conversion in Sleep.

Figure 20-4 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT3:ACQT0 bits are set to '010' and a 4 TAD acquisition time is selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The resulting buffer location will contain the partially completed A/D conversion sample. This will not set the ADIF flag, therefore, the user must read the buffer location before a conversion sequence overwrites it.


After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 20-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)

GO/DONE bit is set and holding cap is	TAD1 ► b9	TAD2 b8	Tad3 b7	TAD4 b6	TAD5 b5	TAD6 b4	TAD7 b3	TAD8 b2	TAD9 b1	TAD10 b0	<u>Tad11</u>	
disconnected from analog input	Conver	sion St	arts									
				V								
				GC foll)/DONI owing	E bit cle TAD11 a	eared c and res	on the r sult buf	ising e fer is lo	dge of baded. ^{(*}	Q1 afte 1)	er the first Q3
Note 1: Conve	ersion tin	ne is a	minimu	im of 1	1 Tad +	+ 2 Tcy	and a	maxim	um of	11 Tad	+ 6 Tc	Y.


FIGURE 20-4: A/D CONVERSION TAD CYCLES (ACQT<3:0> = 0010, TACQ = 4 TAD)



20.9.1 A/D RESULT REGISTER

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16 bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 20-5 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.





EQUATION 20-3: CONVERSION TIME FOR MULTI-CHANNEL MODES

Sequential Mode:

 $T = (TACQ)_A + (TCON)_A + [(TACQ)_B - 12 TAD] + (TCON)_B + [(TACQ)_C - 12 TAD] + (TCON)_C + [(TACQ)_D - 12 TAD] + (TCON)_D + [(TACQ)_C - 12 TAD] + (TCON)_C + [(TAC$

Simultaneous Mode:

 $T = TACQ + (TCON)_A + (TCON)_B + TACQ + (TCON)_C + (TCON)_D$

·			•••••••••••••••••••••••••••••••••••••••				L		1	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-111 1111	-111 1111
PIR2	OSCFIF	_	_	EEIF	_	LVDIF	_	CCP2IF	00 -0-0	00 -0-0
PIE2	OSCFIE	_	_	EEIE	_	LVDIE	_	CCP2IE	00 -0-0	00 -0-0
IPR2	OSCFIP	_	_	EEIP	_	LVDIP	_	CCP2IP	11 -1-1	11 -1-1
ADRESH	A/D Result	Register Hig		XXXX XXXX	uuuu uuuu					
ADRESL	A/D Result	Register Lov	w Byte						XXXX XXXX	uuuu uuuu
ADCON0	_	_	ACONV	ACSCH	ACMOD1	ACMOD0	GO/DONE	ADON	00 0000	00 0000
ADCON1	VCFG1	VCFG0	_	FIFOEN	BFEMT	BFOVFL	ADPNT1	ADPNT0	00-0 0000	00-0 0000
ADCON2	ADFM	ACQT3	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0000 0000	0000 0000
ADCON3	ADRS1	ADRS0	—	SSRC4	SSRC3	SSRC2	SSRC1	SSRC0	00-0 0000	00-0 0000
ADCHS	GDSEL1	GDSEL0	GBSEL1	GBSEL0	GCSEL1	GCSEL0	GASEL1	GASEL0	0000 0000	0000 0000
ANSEL0	ANS7 ⁽⁶⁾	ANS6 ⁽⁶⁾	ANS5 ⁽⁶⁾	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
ANSEL1	_	_	_	_	—	—	_	ANS8 ⁽⁵⁾	1	1
PORTA	RA7 ⁽⁴⁾	RA6 ⁽⁴⁾	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	uu0u 0000
TRISA	TRISA7 ⁽⁴⁾	TRISA6 ⁽⁴⁾	PORTA Da	ata Direction	Register				1111 1111	1111 1111
PORTE ⁽²⁾	_	_	—	—	RE3 ⁽¹⁾	RA2 ⁽³⁾	RA1 ⁽³⁾	RA0 ⁽³⁾	xxxx	uuuu
TRISE ⁽³⁾	_	_	—	_	—	PORTE Da	ata Direction	Register	111	111
LATE ⁽³⁾	_	_		_	_	LATE Data	Output Reg	ister	xxx	uuu

TABLE 20-3: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition. Shaded cells are not used for A/D conversion.

Note 1: RE3 port bit is available only as an input pin when MCLRE bit in Configuration register is '0'.

2: This register is not implemented on PIC18F2331/2431 devices.

3: These bits are not implemented on PIC18F2331/2431 devices.

4: These pins may be configured as port pins depending on the oscillator mode selected.

5: ANS5 through ANS8 are available only on the PIC18F4331/4431 devices.

6: Not available on 28-pin devices.

NOTES:

21.0 LOW-VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low-Voltage Detect module (LVD).

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower than the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low-Voltage Detect circuitry is completely under software control. This allows the circuitry to be turned off by the software, which minimizes the current consumption for the device.


Figure 21-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time,

until the device voltage is no longer in valid operating range, to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference, TB - TA, is the total time for shutdown.

The block diagram for the LVD module is shown in Figure 21-2. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.


Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 21-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

FIGURE 21-1: TYPICAL LOW-VOLTAGE DETECT APPLICATION




PIC18F2331/2431/4331/4431

FIGURE 21-2: LOW-VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the sense voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, LVDIN (Figure 21-3). This gives users flexibility, because it allows them to configure the Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





21.1 Control Register

The Low-Voltage Detect Control register controls the operation of the Low-Voltage Detect circuitry.

REGISTER 21-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	—	IRVST	LVDEN	LVDL3 ⁽¹⁾	LVDL2 ⁽¹⁾	LVDL1 ⁽¹⁾	LVDL0 ⁽¹⁾
bit 7	•						bit 0

Legend:				
R = Read	lable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-6	Unimpler	nented: Read as '0'		
bit 5	IRVST: In	ternal Reference Voltage Sta	able Flag bit	
	1 = Indica range		etect logic will generate the int	errupt flag at the specified voltage
		ates that the Low-Voltage I ge range and the LVD intern		the interrupt flag at the specified
bit 4	LVDEN: L	ow-Voltage Detect Power E	nable bit	
		es LVD, powers up LVD circ les LVD, powers down LVD		
bit 3-0	LVDL3:L\	/DL0: Low-Voltage Detectio	n Limit bits ⁽¹⁾	
		xternal analog input is used aximum setting	(input comes from the LVDIN	pin)
	•			
	0010 = M 0001 = R 0000 = R			
Note 1.) modes which result in a tri	a point below the valid operativ	on voltage of the device are not

Note 1: LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

21.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD trip point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 21-4 shows typical waveforms that the LVD module may be used to detect.




FIGURE 21-4: LOW-VOLTAGE DETECT WAVEFORMS

21.2.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module may be used by other internal circuitry (the programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter 36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 21-4.

21.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter D022B.

21.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

21.4 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off. NOTES:

22.0 SPECIAL FEATURES OF THE CPU

PIC18F2331/2431/4331/4431 devices include several features intended to maximize system reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- · ID Locations
- In-Circuit Serial Programming[™] (ICSP[™])

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F2331/2431/4331/ 4431 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits, or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

22.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The EECON1 register WR bit starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	_		_	_	_	_	_	_	
300001h	CONFIG1H	IESO	FCMEN	_	_	FOSC3	FOSC2	FOSC1	FOSC0	11 1111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BOREN	PWRTEN	1111
300003h	CONFIG2H	_	_	WINEN	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	11 1111
300004h	CONFIG3L	_	_	T1OSCMX	HPOL	LPOL	PWMPIN	_	_	11 11
300005h	CONFIG3H	MCLRE	_	_	EXCLKMX ⁽¹⁾	PWM4MX ⁽¹⁾	SSPMX ⁽¹⁾	_	FLTAMX ⁽¹⁾	11 11-1
300006h	CONFIG4L	DEBUG	_	_	_	_	LVP	_	STVREN	11-1
300007h	CONFIG4H	_	_	_	_	_	_	_	_	
300008h	CONFIG5L		_		—	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB		—			_		11
30000Ah	CONFIG6L		_		_	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC		—	_	_	-	111
30000Ch	CONFIG7L	_	_	_	_	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0	1111
30000Dh	CONFIG7H		EBTRB		—		_	_	_	-1
3FFFFEh	DEVID1 ⁽²⁾	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx (2)
3FFFFFh	DEVID2 ⁽²⁾	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0101

TABLE 22-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18F2331/2431 devices; maintain this bit set.

2: See Register 22-13 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

REGISTER 22-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1				
IESO	FCMEN	—	—	FOSC3	FOSC2	FOSC1	FOSC0				
bit 7							bit 0				
Legend:											
R = Readab	ole bit	P = Programr	nable bit	U = Unimplem	ented bit, read	as '0'					
-n = Value v	vhen device is un	programmed		U = Unchange	ed from program	nmed state					
bit 7	IESO: Interna	I External Swit	chover bit								
	1 = Internal External Switchover mode enabled										
	0 = Internal E	xternal Switcho	over mode disa	bled							
bit 6			nitor Enable bi	t							
		Clock Monitor									
		Clock Monitor									
bit 5-4	-	ted: Read as '									
bit 3-0		Oscillator Sele									
			or, CLKO functi								
				tion on RA6 an							
			ock, port function	on on RA6 and	port function or	IRA/					
				requency = 4 x							
		cillator, port fu			10301)						
		· · ·	function on RA	٨6							
	0010 = HS os										
	0001 = XT os	cillator									
	0000 = LP os	cillator									

REGISTER 22-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1				
_	_	—	_	BORV1	BORV0	BOREN ⁽¹⁾	PWRTEN ⁽¹⁾				
bit 7							bit 0				
Legend:											
R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'											
-n = Value when device is unprogrammed U = Unchanged from programmed state											
bit 7-4	Unimplement	Unimplemented: Read as '0'									
bit 3-2	BORV1:BOR	V0: Brown-out	Reset Voltage	bits							
	11 = Reserve										
	10 = VBOR se										
	01 = VBOR se 00 = VBOR se										
bit 1		vn-out Reset E	nable hit(1)								
		t Reset enabled									
		t Reset disable	-								
bit 0	PWRTEN: Power-up Timer Enable bit ⁽¹⁾										
	1 = PWRT dis	•									
	0 = PWRT en	ablad									

Note 1: Having BOREN = 1 does not automatically override the PWRTEN to '0' nor automatically enable the Power-up Timer.

U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1					
—		WINEN	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN					
bit 7			•				bit 0					
Legend:												
R = Readal	ole bit	P = Program	mable bit	U = Unimplen	nented bit, read	l as '0'						
-n = Value v	when device is unp	rogrammed		U = Unchange	ed from prograr	mmed state						
		-										
bit 7-6	Unimplement	ed: Read as	0'									
bit 5	WINEN: Watc											
	WINEN: Watchdog Timer Window Enable bit 1 = WDT window disabled											
	0 = WDT wind	low enabled										
oit 4-1	WDTPS<3:0>: Watchdog Timer Postscale Select bits											
	1111 = 1:32,7	68										
	1110 = 1:16,3	84										
	1101 = 1:8,192											
	1100 = 1:4,09	6										
	1011 = 1:2,04											
	1010 = 1:1,02	4										
	1001 = 1:512											
	1000 = 1:256											
	0111 = 1:128											
	0110 = 1:64											
	0101 = 1:32											
	0100 = 1:16											
	0011 = 1:8											
	0010 = 1:4											
	0001 = 1:2 0000 = 1:1											
oit O		hdog Timor F	nabla hit									
bit 0	WDTEN: Wate	-										
	1 = WDT enat											
	0 = WDT disa	bled (control i	s placed on the	e SWDTEN bit))							

REGISTER 22-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

REGISTER 22-4: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)

U-0	U	R/P-1	R/P-1	R/P-1	R/P-1	U	U
	—	T1OSCMX	HPOL ⁽¹⁾	LPOL ⁽¹⁾	PWMPIN ⁽³⁾	—	—
bit 7							bit 0
Legend:							
R = Reada	ble bit	P = Programn	nable bit	U = Unimplen	nented bit, read a	as '0'	
-n = Value	when device is u	0			ed from program		
		inprogrammed		e eneraing	ea nom program		
bit 7-6	Unimpleme	nted: Read as 'o)'				
bit 5	T1OSCMX:	Timer1 Oscillato	r Mode bit				
	1 = Low-power	wer Timer1 opera	ation when mid	crocontroller is	in Sleep mode		
		d (legacy) Timer					
bit 4					Output Polarity C	ontrol bit) ⁽¹⁾	
	1 = PWM1,	3, 5 and 7 are a	ctive-high (def	ault) ⁽²⁾			
		3, 5 and 7 are a					
bit 3					Output Polarity C	ontrol bit) ⁽¹⁾	
		2, 4 and 6 are a		ault) ⁽²⁾			
		2, 4 and 6 are a					
bit 2	PWMPIN: P	WM Output Pins	Reset State C	control bit ⁽³⁾			
		utputs disabled u		,			
	0 = PWM ou	utputs drive activ	e states upon	Reset			
bit 1-0	Unimpleme	nted: Read as '0)'				
	-				out active and ina	active states; I	PWM states
	generated by the	•					
2.	PWM6 and PWM	17 output chann	els are only av	ailahla on PIC1	18F4331/4431 de	Nices	

- **2:** PWM6 and PWM7 output channels are only available on PIC18F4331/4431 devices.
- **3:** When PWMPIN = 0, PWMEN<2:0> = 101 if device has eight PWM output pins (40 and 44-pin devices) and PWMEN<2:0> = 100 if the device has six PWM output pins (28-pin devices). PWM output polarity is defined by HPOL and LPOL.

					•		
R/P-1	U	U	R/P-1	R/P-1	R/P-1	U	R/P-1
MCLRE		_	EXCLKMX ⁽¹⁾	PWM4MX ⁽¹⁾	SSPMX ⁽¹⁾		FLTAMX ⁽¹⁾
bit 7		·					bit C
Legend:							
R = Readabl		P = Program	mable bit		nented bit, read		
-n = Value w	hen device is ur	programmed		U = Unchange	ed from progran	nmed state	
bit 7	MCLRE: MCL	R Pin Enable	hit				
			3 input pin disat	oled			
			MCLR disabled				
bit 6-5	Unimplemen	ted: Read as	'O'				
bit 4	EXCLKMX: T	MR0/T5CKI E	xternal Clock M	UX bit ⁽¹⁾			
			clock input is mu				
			clock input is mu	Itiplexed with F	RD0		
bit 3	PWM4MX: P\						
			lexed with RB5 lexed with RD5				
bit 2	SSPMX: SSP	· I/O MUX bit ⁽¹)				
			DA/SDI data are	e multiplexed w	vith RC5 and R	C4, respective	ely. SDO output
	0 = SCK/SCL	exed with RC7 _ clocks and S exed with RD1	DA/SDI data are	e multiplexed w	vith RD3 and RI	D2, respective	ely. SDO output
bit 1	Unimplemen	ted: Read as	ʻ0 '				
bit 0	FLTAMX: FLT	A MUX bit ⁽¹⁾					
	$1 = \frac{FLTA}{FLTA} input0 = FLTA input$						
Note 1: U	nimplemented ir	n PIC18F2331	/2431 devices; r	maintain this bi	t set.		

REGISTER 22-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG		_	—	_	LVP	_	STVREN
bit 7	·						bit C
Legend:							
R = Reada	able bit	P = Programn	nable bit	U = Unimplem	ented bit, read	as '0'	
-n = Value	when device is u	nprogrammed		U = Unchange	ed from program	nmed state	
bit 7	DEBUG: Bad	kground Debug	ger Enable bit				
	1 = Backgrou	und debugger di	sabled; RB6 a	nd RB7 configu	red as general	purpose I/O	pins
	0 = Backgrou	and debugger er	nabled; RB6 ar	nd RB7 are ded	icated to In-Cir	cuit Debug	
bit 6-3	Unimplemer	ted: Read as ')'				
bit 2	LVP: Low-Vo	ltage ICSP™ E	nable bit				
	1 = Low-volta	age ICSP enable	ed				
	0 = Low-volta	age ICSP disabl	ed				
		•					

STVREN: Stack Full/Underflow Reset Enable bit

bit 0

1 = Stack full/underflow will cause Reset

0 = Stack full/underflow will not cause Reset

© 2007 Microchip Technology Inc.

REGISTER 22-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1					
	_			CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0					
bit 7							bit 0					
Legend:												
R = Readat	ole bit	C = Clearable	bit	U = Unimplem	nented bit, read	l as '0'						
-n = Value v	when device is un	programmed		U = Unchange	ed from prograr	mmed state						
bit 7-4	Unimplement	ted: Read as ')'									
bit 3	CP3: Code Pr	rotection bit ⁽¹⁾										
		01800-001FFF 01800-001FFF										
bit 2	CP2: Code Pr	CP2: Code Protection bit ⁽¹⁾										
	•	01000-0017FF 01000-0017FF	<i>,</i> ,									
bit 1	CP1: Code Pr	rotection bit										
	·	00800-000FFF 00800-000FFF	<i>,</i> .									
bit 0	CP0: Code Pr	rotection bit										
		00200-0007FF 00200-0007FF										

Note 1: Unimplemented in PIC18F2331/2431 devices; maintain this bit set.

REGISTER 22-8: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	СРВ	—	_	—	_	_	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		U = Unchanged from programmed state

bit 7	CPD: Data EEPROM Code Protection bit
	1 = Data EEPROM not code-protected0 = Data EEPROM code-protected
bit 6	CPB: Boot Block Code Protection bit
	1 = Boot Block (000000-0001FFh) not code-protected
	0 = Boot Block (000000-0001FFh) code-protected
bit 5-0	Unimplemented: Read as '0'

REGISTER 22-9: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
_		_	_	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
bit 7	·			·			bit 0
Legend:							
R = Reada	ible bit	P = Programr	nable bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value	when device is u	nprogrammed		U = Unchange	ed from prograr	mmed state	
bit 7-4	Unimplemer	nted: Read as '	0'				
bit 3	WRT3: Write	Protection bit ⁽¹)				
	1 = Block 3 (001800-001FFF	h) not write-p	rotected			
	0 = Block 3 (001800-001FFF	h) write-prote	ected			
bit 2	WRT2: Write	Protection bit ⁽¹)				
	1 = Block 2 (001000-0017FF	h) not write-p	rotected			
		001000-0017FF					
bit 1	WRT1: Write	Protection bit					
	1 = Block 1 (000800-000FFF	h) not write-p	rotected			
		000800-000FFF					
bit 0	WRT0: Write	Protection bit					
	1 = Block 0 (000200-0007FF	h) not write-p	rotected			
	(

Note 1: Unimplemented in PIC18F2331/2431 devices; maintain this bit set.

REGISTER 22-10: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC ⁽¹⁾	—	—	—	—	—
bit 7 bit 0							

Legend:				
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'		
-n = Value when device is	unprogrammed	U = Unchanged from programmed state		

bit 7	WRTD: Data EEPROM Write Protection bit
	1 = Data EEPROM not write-protected
	0 = Data EEPROM write-protected
bit 6	WRTB: Boot Block Write Protection bit
	1 = Boot Block (000000-0001FFh) not write-protected
	0 = Boot BLOCK (000000-0001FFh) write-protected
bit 5	WRTC: Configuration Register Write Protection bit ⁽¹⁾
	1 = Configuration registers (300000-3000FFh) not write-protected
	0 = Configuration registers (300000-3000FFh) write-protected
bit 4-0	Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

REGISTER 22-11: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	
—	—	_	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0	
bit 7			•				bit 0	
Legend:								
R = Readabl	e bit	P = Programn	nable bit	U = Unimplem	nented bit, read	as '0'		
-n = Value w	hen device is un	nprogrammed		U = Unchange	ed from prograr	nmed state		
bit 7-4	bit 7-4 Unimplemented: Read as '0'							
bit 3	EBTR3: Table Read Protection bit ⁽¹⁾							
				ed from table re				
				om table reads	executed in ot	her blocks		
bit 2	EBTR2: Table Read Protection bit ⁽¹⁾							
	1 = Block 2 (001000-0017FFh) not protected from table reads executed in other blocks							
	0 = Block 2 (001000-0017FFh) protected from table reads executed in other blocks							
bit 1		EBTR1: Table Read Protection bit						
	1 = Block 1 (000800-000FFFh) not protected from table reads executed in other blocks							
	0 = Block 1 (000800-000FFFh) protected from table reads executed in other blocks							
bit 0		EBTR0: Table Read Protection bit						
				ed from table re				
	0 = BIOCK 0 (0)	100200-0007FF	n) protected fr	om table reads	executed in oti	ner diocks		

Note 1: Unimplemented in PIC18F2331/2431 devices; maintain this bit set.

REGISTER 22-12: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/P-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		U = Unchanged from programmed state

bit 7 Unimplemented: Read as '0'

EBTRB: Boot Block Table Read Protection bit

1 = Boot Block (000000-0001FFh) not protected from table reads executed in other blocks

0 = Boot Block (000000-0001FFh) protected from table reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

bit 6

REGISTER 22-13: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2331/2431/4331/4431 DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is un	programmed	U = Unchanged from programmed state

bit 7-5	DEV2:DEV0: Device ID bits
	These bits are used with the DEV<10:3> bits in the Device ID Register 2 to identify the part number.
	000 = PIC18F4331
	001 = PIC18F4431
	100 = PIC18F2331
	101 = PIC18F2431
bit 4-0	REV4:REV0: Revision ID bits
	These bits are used to indicate the device revision.

REGISTER 22-14: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2331/2431/4331/4431 DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is un	programmed	U = Unchanged from programmed state

bit 7-0 DEV10:DEV3: Device ID bits These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number 0000 0101 = PIC18F2331/2431/4331/4431 devices

Note 1: These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

22.2 Watchdog Timer (WDT)

For PIC18F2331/2431/4331/4431 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H (see Register 22-3). Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: execute a SLEEP or CLRWDT instruction, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred (see Section 22.4.1 "FSCM and the Watchdog Timer").


Adjustments to the internal oscillator clock period using the OSCTUNE register also affect the period of the WDT by the same factor. For example, if the INTRC period is increased by 3%, then the WDT period is increased by 3%.

FIGURE 22-1: WDT BLOCK DIAGRAM

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.
 - 4: If WINEN = 0, then CLRWDT must be executed only when WDTW = 1; otherwise, a device Reset will result.

22.2.1 CONTROL REGISTER

Register 22-15 shows the WDTCON register. This is a readable and writable register. The SWDTEN bit allows software to enable or disable the WDT, but only if the Configuration bit has disabled the WDT. The WDTW bit is a read-only bit that indicates when the WDT count is in the fourth quadrant (i.e., when the 8-bit WDT value is b'11000000' or greater).



PIC18F2331/2431/4331/4431

REGISTER 22-15: WDTCON: WATCHDOG TIMER CONTROL REGISTER

R-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
WDTW	—	—	—	—	—	—	SWDTEN ⁽¹⁾			
bit 7 bit 0										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, i	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	WDTW: Watchdog Timer Window bit
	1 = WDT count is in fourth quadrant
	0 = WDT count is not in fourth quadrant
bit 6-1	Unimplemented: Read as '0'
bit 0	SWDTEN: Software Enable/Disable for Watchdog Timer bit ⁽¹⁾
	1 = WDT is turned on
	0 = WDT is turned off

Note 1: If WDTEN Configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTEN Configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

TABLE 22-2:SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	_	_	WINEN	WDTPS3	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	_	_	RI	TO	PD	POR	BOR
WDTCON	WDTW	_	_	—	—		_	SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

22.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO bit in Configuration Register 1H (CONFIG1H<7>).

Two-Speed Start-up is available only if the primary oscillator mode is LP, XT, HS or HSPLL (Crystal-Based modes). Other sources do not require a OST start-up delay; for these, Two-Speed Start-up is disabled.


When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.

Because the OSCCON register is cleared on Reset events, the INTOSC (or postscaler) clock source is not initially available after a Reset event; the INTRC clock is used directly at its base frequency. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IRCF2:IRCF0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IRCF2:IRCF0 prior to entering Sleep mode. In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

22.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to **Section 3.1.3 "Multiple Sleep Commands"**). In practice, this means that user code can change the SCS1:SCS0 bit settings and issue SLEEP commands before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the system clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the system clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




22.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation, in the event of an external oscillator failure, by automatically switching the system clock to the internal oscillator block. The FSCM function is enabled by setting the Fail-Safe Clock Monitor Enable bit, FCMEN (CONFIG1H<6>).

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide an instant backup clock in the event of a clock failure. Clock monitoring (shown in Figure 22-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral system clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the system clock source, but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while the CM is still set, a clock failure has been detected (Figure 22-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit OSCFIF (PIR2<7>);
- the system clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- the WDT is reset.

Since the postscaler frequency from the internal oscillator block may not be sufficiently stable, it may be desirable to select another clock configuration and enter an alternate power-managed mode (see Section 22.3.1 "Special Considerations for Using Two-Speed Start-up" and Section 3.1.3 "Multiple Sleep Commands" for more details). This can be done to attempt a partial recovery or execute a controlled shutdown.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IRCF2:IRCF0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IRCF2:IRCF0 prior to entering Sleep mode.

Adjustments to the internal oscillator block using the OSCTUNE register also affect the period of the FSCM by the same factor. This can usually be neglected, as the clock frequency being monitored is generally much higher than the sample clock frequency.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

22.4.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock Monitor events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

22.4.2 EXITING FAIL-SAFE OPERATION


The fail-safe condition is terminated by either a device Reset, or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as the OST or PLL timer). The INTOSC multiplexer provides the system clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock system source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.

Entering a power-managed mode by loading the OSCCON register and executing a SLEEP instruction will clear the fail-safe condition. When the fail-safe condition is cleared, the clock monitor will resume monitoring the peripheral clock.

PIC18F2331/2431/4331/4431

FIGURE 22-4: FSCM TIMING DIAGRAM



22.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

As previously mentioned, entering a power-managed mode clears the fail-safe condition. By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-safe monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, the device will not exit the power-managed mode on oscillator failure. Instead, the device will continue to operate as before, but clocked by the INTOSC multiplexer. While in Idle mode, subsequent interrupts will cause the CPU to begin executing instructions while being clocked by the INTOSC multiplexer. The device will not transition to a different clock source until the fail-safe condition is cleared.

22.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary system clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the system clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR or wake from Sleep will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 22.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode, while waiting for the primary system clock to become stable. When the new powered-managed mode is selected, the primary clock is disabled.

22.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other $\text{PIC}^{\texttt{R}}$ devices.

The user program memory is divided into five blocks. One of these is a Boot Block of 512 bytes. The remainder of the memory is divided into four blocks on binary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 22-5 shows the program memory organization for 8 and 16-Kbyte devices, and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 22-3.

FIGURE 22-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2331/2431/4331/4431

MEMORY SIZE/DEVICE Block Code Protection									
8 Kbytes (PIC18F2331/4331)	Address Range	16 Kbytes (PIC18F2431/4431)	Address Range	Controlled By:					
Boot Block	0000h 0FFFh	Boot Block	0000h 01FFh	CPB, WRTB, EBTRB					
Block 0	0200h 0FFFh	Block 0	0200h 0FFFh	CP0, WRT0, EBTR0					
Block 1	1000h 1FFFh	Block 1	1000h 1FFFh	CP1, WRT1, EBTR1					
Unimplemented		Block 2	2000h 2FFFh	CP2, WRT2, EBTR2					
Read '0's	3FFFh	Block 3	3000h 3FFFh	CP3, WRT3, EBTR3					

TABLE 22-3: SUMMARY OF CODE PROTECTION REGISTERS

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	—	_			CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	—	—		
30000Ah	CONFIG6L	_	_	_	_	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	—	_	_	—
30000Ch	CONFIG7L	_	—	_	_	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_		_

Legend: Shaded cells are unimplemented.


Note 1: Unimplemented in PIC18F2331/2431 devices; maintain this bit set.

22.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The Device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read, and will result in reading '0's. Figures 22-6 through 22-8 illustrate table write and table read protection. Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

FIGURE 22-6: TABLE WRITE (WRTn) DISALLOWED







FIGURE 22-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

FIGURE 22-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



© 2007 Microchip Technology Inc.

22.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits external writes to data EEPROM. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

22.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

22.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions, or during program/verify. The ID locations can be read when the device is code-protected.

22.7 In-Circuit Serial Programming

PIC18F2331/2431/4331/4431 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

22.8 In-Circuit Debugger

When the DEBUG bit in Configuration register CONFIG4L is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 22-4 shows which resources are required by the background debugger.

TABLE 22-4 :	DEBUGGER RESOURCES
---------------------	--------------------

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to $\overline{\text{MCLR}/\text{VPP}}$, VDD, VSS, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

22.9 Low-Voltage ICSP Programming

The LVP bit in Configuration Register 4L (CONFIG4L<2>) enables Low-Voltage ICSP Programming (LVP). When LVP is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP pin, but the RB5/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

LVP is enabled in erased devices.

While programming using LVP, VDD is applied to the MCLR/VPP pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

Note 1:	High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
2:	When Low-Voltage Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
3:	When LVP is enabled, externally pull the

3: When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Low-Voltage ICSP Programming mode will not be used, the LVP bit can be cleared and RB5/PGM becomes available as the digital I/O pin RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/ VPP pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

23.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PIC[®] instruction sets, while maintaining an easy migration from these PIC instruction sets.

Most instructions are a single program memory word (16 bits), but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- · Byte-oriented operations
- Bit-oriented operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 23-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 23-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the WREG register. If 'd' is '1', the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the call or return instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double word instructions. These three instructions were made double word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 23-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 23-2, lists the instructions recognized by the Microchip Assembler (MPASM[™] Assembler). Section 23.2 "Instruction Set" provides a description of each instruction.

23.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "BCF PORTB, 1" instruction will read PORTB, clear bit 1 of the data, then write the result back to PORTB. The read operation would have the unintended result that any condition that sets the RBIF flag would be cleared. The R-M-W operation may also copy the level of an input pin to its corresponding output latch.

TABLE 23-1: OPCODE FIELD DESCRIPTIONS

Field	Description						
a	RAM access bit:						
	a = 0: RAM location in Access RAM (BSR register is ignored)						
	a = 1: RAM bank is specified by BSR register						
bbb	Bit address within an 8-bit file register (0 to 7).						
BSR	Bank Select Register. Used to select the current RAM bank.						
d	Destination select bit:						
	d = 0: store result in WREG d = 1: store result in file register f						
dest	Destination either the WREG register or the specified register file locations.						
f	8-bit register file address (0x00 to 0xFF).						
fs	12-bit register file address (0x000 to 0xFF). This is the source address.						
fd	12-bit register file address (0x000 to 0xFFF). This is the destination address.						
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).						
label	Label name.						
mm	The mode of the TBLPTR register for the table read and table write instructions.						
11111	Only used with table read and table write instructions:						
*	No Change to register (such as TBLPTR with table reads and writes).						
*+	Post-Increment register (such as TBLPTR with table reads and writes).						
*_	Post-Decrement register (such as TBLPTR with table reads and writes).						
+*	Pre-Increment register (such as TBLPTR with table reads and writes).						
n	The relative address (2's complement number) for relative branch instructions, or the direct address for						
	Call/Branch and Return instructions.						
PRODH	Product of Multiply High Byte.						
PRODL	Product of Multiply Low Byte.						
s	Fast Call/Return Mode Select bit:						
	s = 0: do not update into/from Shadow registers						
	s = 1: certain registers loaded into/from shadow registers (Fast mode)						
u	Unused or Unchanged.						
WREG	Working register (accumulator).						
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all						
	Microchip software tools.						
TBLPTR	21-bit Table Pointer (points to a Program Memory location).						
TABLAT	8-bit Table Latch.						
TOS	Top-of-Stack.						
PC	Program Counter.						
PCL	Program Counter Low Byte.						
PCH	Program Counter High Byte.						
PCLATH	Program Counter High Byte Latch.						
PCLATU	Program Counter Upper Byte Latch.						
GIE	Global Interrupt Enable bit.						
WDT	Watchdog Timer.						
TO	Time-out bit.						
PD	Power-Down bit.						
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.						
	Optional.						
()	Contents.						
\rightarrow	Assigned to.						
< >	Register bit field.						
E	In the set of.						

FIGURE 23-1: **GENERAL FORMAT FOR INSTRUCTIONS** Byte-oriented file register operations **Example Instruction** 15 9 8 7 10 0 OPCODE f (FILE #) d а ADDWF MYREG, W, B d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 15 12 11 0 OPCODE f (Source FILE #) MOVFF MYREG1, MYREG2 15 12 11 0 1111 f (Destination FILE #) f = 12-bit file register address Bit-oriented file register operations 15 12 11 987 0 OPCODE b (BIT #) а f (FILE #) BSF MYREG, bit, B b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 8 7 0 OPCODE MOVLW 0x7F k (literal) k = 8-bit immediate value **Control** operations CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) GOTO Label 15 12 11 0 n<19:8> (literal) 1111 n = 20-bit immediate value 15 8 7 0 CALL MYFUNC OPCODE S n<7:0> (literal) 0 15 12 11 n<19:8> (literal) S = Fast bit 15 11 10 0 OPCODE BRA MYFUNC n<10:0> (literal) 8 7 15 0 BC MYFUNC OPCODE n<7:0> (literal)

TABLE 23-2: PIC18FXXXX INSTRUCTION SET

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Natas
		Description	Cycles	MSb		LSb	Affected	Notes	
BYTE-ORI	ENTED F	ILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with Borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
	. .	Borrow							
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	
-		E REGISTER OPERATIONS	1	1				1	1
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemonic, Operands				16-Bit Instruction Word				Status	
		Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	. OPER/	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	C, DC	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	_	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 23-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemonic, Operands		Description	0	16-Bit Instruction Word				Status	Natas
		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL (OPERA	TIONS							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Load Literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	MORY +	PROGRAM MEMORY OPERAT	IONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None	

TABLE 23-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

ADDWF

23.2 **Instruction Set**

ADD	lW	ADD Lite	ADD Literal to W						
Synta	ax:	[<i>label</i>] A	[<i>label</i>] ADDLW k						
Oper	ands:	$0 \le k \le 25$	5						
Oper	ation:	(W) + k \rightarrow	W						
Statu	s Affected:	N, OV, C,	DC, Z						
Enco	ding:	0000 1111 kkkk kkkk							
Desc	ription:		The contents of W are added to the 8-bit literal 'k' and the result is placed in W.						
Word	IS:	1	1						
Cycle	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q3	5	Q4				
	Decode	Read literal 'k'	Proce Data		Write to W				
Exan	<u>nple:</u>	ADDLW	0x15						

			<i>,</i> ,			
Synta	ax:	[label] AD	DWF	f [,d [,a	a]]	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(W) + (f) \rightarrow	dest			
Statu	is Affected:	N, OV, C, E	DC, Z			
Enco	oding:	0010	01da	fff	f	ffff
Desc	ription:	Add W to re result is sto result is sto (default). If will be sele used.	ored in W ored back 'a' is '0',	'. If 'd' (in reg the Ac	is '1 giste cces	', the r 'f' s Bank
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read register 'f'	Proce Data			/rite to stination
<u>Exan</u>	nple:	ADDWF	REG,	W		
	Before Instruc W REG	= 0x17 = 0xC2				
	After Instructio W REG	on = 0xD9 = 0xC2				

ADD W to f

Before Instruction W = 0x10 After Instruction W = 0x25

Preliminary

© 2007 Microchip Technology Inc.

ADDWFC	ADD W ar	ADD W and Carry bit to f						
Syntax:	[label] ADI	[label] ADDWFC f [,d [,a]]						
Operands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$	d ∈ [0,1]						
Operation:	(W) + (f) + ($C) \rightarrow dest$						
Status Affected:	N, OV, C, D	C, Z						
Encoding:	0010	00da fi	fff ffff					
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank will be selected. If 'a' is '1' the BSR will not be overridden.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read register 'f'	Process Data	Write to destination					
Example:	ADDWFC	REG, W						
Before Instruc Carry bit REG W After Instructio Carry bit	= 1 = 0x02 = 0x4D							

ANDLW	AND Literal with W						
Syntax:	[<i>label</i>] Al	[<i>label</i>] ANDLW k					
Operands:	$0 \le k \le 255$	5					
Operation:	(W) .AND.	$k\toW$					
Status Affected:	N, Z						
Encoding:	0000	1011	kkk	k	kkkk		
Description:	The conter 8-bit literal						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	5		Q4		
Decode	Read literal 'k'	Proce Data		V	/rite to W		
Example:	ANDLW	0x5F					
Before Instruc W	tion = 0xA3						
After Instruction	on						

W

= 0x03

	WF	A	AND W with f						
Synta	ax:	[label] A	NDWF	f [,d [,a]]				
Oper	ands:	d	≤ f ≤ 255 ∈ [0,1] ∈ [0,1]	5					
Oper	ation:	(\	N) .AND.	(f) \rightarrow des	st				
Statu	s Affected:	N	, Z						
Enco	ding:		0001	01da	ffff	ffff			
Description: The contents of W are ANDed with register 'f'. If 'd' is '0', the result is stor in W. If 'd' is '1', the result is stored b in register 'f' (default). If 'a' is '0', the Access Bank will be selected. If 'a' is the BSR will not be overridden (defa					Ilt is stored tored back '0', the . If 'a' is '1',				
Word	s:	1	1						
Cycle	es:	1							
QC	ycle Activity:								
	Q1		Q2	Q3	3	Q4			
	Decode		Read gister 'f'	Proce Data		Write to estination			
<u>Exan</u>	<u>iple:</u>	A	NDWF	REG,	W				
	Before Instruc	tion							
	W REG	= =	0x17 0xC2						
	After Instruction	on							
	W REG	= =	0x02 0xC2						

вс		Branch if	Branch if Carry					
Synta	ax:	[<i>label</i>] BC	[<i>label</i>] BC n					
Oper	ands:	-128 ≤ n ≤ 1	127					
Oper	ation:	if Carry bit i (PC) + 2 + 2						
Statu	is Affected:	None						
Enco	oding:	1110	0010 nnr	nn nnnn				
Desc	ription:	will branch. The 2's con added to the incrementer instruction,	The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a					
Word	ls:	1	1					
Cycle	es:	1(2)						
Q C If Ju	ycle Activity: ımp:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	Write to PC				
	No	No	No	No				
	operation	operation	operation	operation				
lf No	o Jump:			<i></i>				
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	No operation				
		11	Data	operation				
<u>Exar</u>	nple:	HERE	BC JUMP					
	Before Instruc	tion						
	PC	= ad	dress (HERE)				
	After Instruction If Carry PC	= 1;	dress (JUMP)				

= 0; = address (HERE + 2)

lf Carry PC

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b[,a]
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]
Operation:	$0 \rightarrow f \le b >$
Status Affected:	None
Encoding:	1001 bbba ffff ffff
Description: Words: Cycles: Q Cycle Activity:	Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 1
Q1	Q2 Q3 Q4
Decode	ReadProcessWriteregister 'f'Dataregister 'f'
Example:	BCF FLAG_REG, 7
Before Instruc FLAG_R	tion EG = 0xC7
After Instruction FLAG_R	on EG = 0x47

BN		Branch if	Negative)				
Synta	ax:	[<i>label</i>] BN	[<i>label</i>] BN n					
Oper	ands:	-128 ≤ n ≤ 1	127					
Oper	ation:	0	if Negative bit is '1', (PC) + 2 + 2n \rightarrow PC					
Statu	s Affected:	None						
Enco	ding:	1110	0110	nnnn	nnnn			
Desc	ription:	program wil The 2's con added to the incremente instruction, PC + 2 + 2r	If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Word	ls:	1						
Cycle	es:	1(2)	1(2)					
	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Process Data	s V	/rite to PC			
	No	No	No		No			
	operation	operation	operatio	n op	eration			
lf No	o Jump:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal	Process	6	No			
		'n'	Data	ор	eration			
<u>Exan</u>	<u>nple:</u> Before Instruc	HERE	BN Ji	amp				

PC	=	address (HERE)
After Instruction		
If Negative	=	1;
PC	=	address (Jump)
If Negative	=	0;
PC	=	address (HERE + 2)

BNC	;	Branch if	Not Carry		BNN	Branch if	Not Negativ	ve
Synta	ax:	[<i>label</i>] BNC n		Syntax:	[<i>label</i>] BN	[<i>label</i>] BNN n		
Oper	ands:	$-128 \le n \le 127$		Operands:	-128 ≤ n ≤ 1	127		
Oper	ation:	if Carry bit i (PC) + 2 + 2	,		Operation:	if Negative (PC) + 2 +		
Statu	is Affected:	None			Status Affected:	None		
Enco	oding:	1110	0011 nni	nn nnnn	Encoding:	1110	0111 nn	nn nnnn
Desc	rription:	will branch. The 2's con added to the incrementer instruction,	d to fetch the r the new addre n. This instruct	ber '2n' is e PC will have next ess will be	Description:	If the Negative bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.		
Word	ls:	1			Words:	1		
Cycle	es:	1(2)			Cycles:	1(2)		
Q C If Ju	ycle Activity: Imp:				Q Cycle Activity: If Jump:			
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC	Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation	No operation	No operation	No operation	No operation
lf No	o Jump:				If No Jump:			
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation	Decode	Read literal 'n'	Process Data	No operation
Exan	nple:	HERE	BNC Jump		Example:	HERE	BNN Jump	,
	Before Instruc		droop (HEEE		Before Instru PC		droop (11777	`
	PC After Instruction If Carry PC If Carry	on = 0;	dress (HERE dress (Jump		PC After Instruct If Negat PC If Negat	ion ive = 0; ; = ad	dress (HERE dress (Jump	,

BNC	BNOV Branch if Not Overflow							
Synta	ax:	[<i>label</i>] BN	IOV n					
Oper	ands:	-128 ≤ n ≤ [°]	$-128 \le n \le 127$					
Oper	ation:	if Overflow (PC) + 2 +	,	;				
Statu	Status Affected: None							
Enco	ding:	1110	0101	nnnn	nnnn			
Desc	ription:	program wi The 2's cor added to th incremente instruction, PC + 2 + 2	If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Word	ls:	1	1					
Cycle	es:	1(2)						
Q C If Ju	ycle Activity: mp: Q1	Q2	Q3	1	Q4			
	Decode	Read literal	Proce		Vrite to			
	200040	'n'	Data		PC			
	No operation	No operation	No operat		No peration			
lf No	o Jump:			•				
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Proce Data		No peration			
Example: HERE BNOV Jump Before Instruction								
	PC		dress (1	HERE)				
After Instruction If Overflow = 0; PC = address (Jump) If Overflow = 1;								

address (HERE + 2)

Syntax:	[<i>label</i>] BN	VZ n					
Operands:	-128 ≤ n ≤						
Operation:	if Zero bit i						
Operation.	(PC) + 2 +		;				
Status Affected:	None						
Encoding:	1110	0001	nnn	in i	nnnn		
Description:	will branch The 2's col added to th incremente instruction,	If the Zero bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a					
Words:	1						
Cycles:	1(2)	1(2)					
Q Cycle Activity: If Jump:							
Q1	Q2	Q3		G	24		
Decode	Read literal 'n'	Proce Data		Write	to PC		
No	No	No		Ν	0		
operation	operation	operat	ion	opera	ation		
If No Jump:	0.0						
Q1	Q2	Q3	1	-	24		
Decode	Read literal 'n'	Proce Data		N opera			
L	1 "	Duit	~	opon	20011		
Example:	HERE	BNZ	Jump				
Before Instru	ction						
PC	= ac	Idress (H	ERE)				
After Instruct	ion						
If Zero	= 0;						
PC	; = ac	Idress (J	ump)				

= address (Jump)
= 1;
= address (HERE + 2) If Zero PC

PC

=

BRA	A	Unconditi	BSF					
Synta	ax:	[<i>label</i>] BR	An		Syntax			
Oper	ands:	-1024 ≤ n ≤	1023		Opera			
Oper	ation:	(PC) + 2 + 2	$2n \rightarrow PC$					
Statu	is Affected:	None			Opera			
Enco	oding:	1101	0nnn nn:	nn nnnn	Status			
Desc	cription:	Add the 2's	complement	number '2n' to				
			ce the PC will		Encod			
			etch the next i s will be PC +	nstruction, the	Descri			
			instruction is a two-cycle instruction.					
Word	ds:	1	1					
Cycle	es:	2						
QC	ycle Activity:				Words			
	Q1	Q2	Q3	Q4	Cycles			
	Decode	Read literal	Process	Write to	Q Cy			
		ʻn'	Data	PC				
	No	No	No	No				
	operation	operation	operation	operation	j L			
					Exam			
<u>Exan</u>	nple:	HERE	BRA Jump					
	Before Instruc	tion			E			
	PC	= ad	dress (HERE)	A			
	After Instruction PC		droop (Terrar	\ \				
	PG	= ao	dress (Jump)				

BSF		Bit Set f						
Synta	ax:	[<i>label</i>] BS	SF f,b[,a	a]				
Opera	terands: $\begin{array}{ll} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$							
Opera	ation:	$1 \rightarrow f < b >$						
Statu	s Affected:	None						
Enco	ding:	1000	bbba	fff	f	ffff		
	ription:	Bit 'b' in req Access Bar riding the B bank will be value.	nk will be SR value	selec e. If 'a'	ted, = 1,	over- then the		
Word		1						
Cycle		1						
QC	ycle Activity:	02	0.2			04		
	Q1 Decode	Q2 Read register 'f'	Q3 Proce Data	SS		Q4 Write jister 'f'		
Example:		BSF I	FLAG_RE	G , 7				
l	Before Instruc FLAG_R		0A					
	After Instructic FLAG_R		8A					

BTF	SC	Bit Test File, Skip if Clear			BTFSS
Synta	ax:	[<i>label</i>] BTF	SC f,b[,a]		Syntax:
Oper	ands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]			Operands:
Oper	ation:	skip if (f)	= 0		Operation:
•	s Affected:	None			Status Affected:
	oding:	1011	bbba ff	ff ffff	Encoding:
Description: If bit 'b' in re instruction is If bit 'b' is '0 fetched duri execution is executed ins instruction. will be select value. If 'a'		, then the next ng the current i discarded, and	instruction nstruction I a NOP is his a two-cycle Access Bank the BSR unk will be	Description:	
Word	ls:	1			Words:
Cycle	es:		/cles if skip and a 2-word instru		Cycles:
QC	ycle Activity:				Q Cycle Activity
	Q1	Q2	Q3	Q4	Q1
	Decode	Read register 'f'	Process Data	No operation	Decode
lf sk	ip:				lf skip:
	Q1	Q2	Q3	Q4	Q1
	No operation	No operation	No operation	No operation	No operatior
lf sk	ip and followed			oporation	If skip and follo
	Q1	Q2	Q3	Q4	Q1
	No	No	No	No	No
	operation	operation	operation	operation	operation
	No operation	No operation	No operation	No operation	No operatior
<u>Exan</u>	nple:	HERE BI FALSE : TRUE :	IFSC FLAG	, 1	Example:
	Before Instruct	ion			Before Inst
	PC	= add	ress (HERE)		PC
	After Instructio	1> = 0;			After Instrue If FLA
	PC If FLAG< PC	1> = 1;	ress (TRUE) ress (FALSE)	F If FLA F

BTF	SS	Bit Tes	Bit Test File, Skip if Set					
Synta	ix:	[label]	BTF	SS f,b[,a	1]			
Operands:		$0 \le b < 0$	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$					
Opera	ation:	skip if (f)	= 1				
Status	s Affected:	None						
Enco	ding:	1010		bbba	ffff	ffff		
Desci	ription:	instructi If bit 'b' fetched execute instructi will be s value. If	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Word	S:	1						
Cycle	S:	1(2) Note:	. ,					
Q Cycle Activity:								
	Q1	Q2		Q3		Q4		
	Decode	Read register		Proces Data		No peration		
lf ski	p:							
	Q1	Q2		Q3		Q4		
	No	No		No		No		
lfeki	operation p and followed	operation		operati	on op	peration		
11 3 11	Q1	Q2	u 1151	Q3		Q4		
	No	No		No		No		
	operation	operatio	on	operati	on op	peration		
	No	No		No		No		
	operation	operatio	on	operati	on op	peration		
<u>Exam</u>	nple:	HERE FALSE TRUE	B1 : :	FSS	FLAG, 1			
Before Instruction		ion =	add	ress (H	ERE)			
,	After Instruction If FLAG<7 PC	1> = =		ress (F	ALSE)			
	If FLAG< PC	1> = =	1; add	ress (T	RUE)			

вто	3	Bit Toggl	e f			BOV
Synt	ax:	[<i>label</i>] BT	G f,b[,a]			Syntax:
Ope	rands:	$0 \leq f \leq 255$				Operands:
		0 ≤ b < 7 a ∈ [0,1]				Operation:
Ope	ration:	$(\overline{f} < b >) \to f <$				Status Affecte
State	us Affected:	None				Encoding:
Enco	oding:	0111	bbba	ffff	ffff	Description:
	cription:	inverted. If be selected 'a' = 1, the	ta memory 'a' is '0', the d, overriding n the bank v R value (de	e Access the BSR vill be sel	Bank wi value. I	f
Wor	ds:	1				
Cycl	es:	1				Words:
QC	Cycle Activity:					Cycles:
	Q1	Q2	Q3	1	Q4	Q Cycle Activ
	Decode	Read register 'f'	Process Data		/rite ster 'f'	If Jump:
		- 0		- 5		Q1
Exa	mple:	BTG I	PORTC, 4			Deco
	Before Instruc PORTC		0101 [0x75]		No operat
	After Instruction PORTC		0101 [0x65]		If No Jump: Q1
			-	-		Deco
						Decot

BOV		Branch if	Branch if Overflow				
Synta	ax:	[<i>label</i>] BC	[<i>label</i>] BOV n				
Oper	ands:	-128 \leq n \leq	127				
Oper	ation:	if Overflow (PC) + 2 +	,				
Statu	s Affected:	None					
Enco	ding:	1110	0100	nnnn	nnnn		
Desc	ription:	gram will b The 2's cor added to th incremente instruction, PC + 2 + 2	If the Overflow bit is '1', then the pro- gram will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Word	ls:	1	1				
Cycle	es:	1(2)	1(2)				
Q C If Ju	ycle Activity: mp:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Proce Data		Vrite to PC		
	No	No	No		No		
	operation	operation	operat	on o	peration		
If No	o Jump: Q1	Q2	Q3		Q4		
	Decode	Read literal	Proce		No		
	200000	'n'	Data		peration		
	-		•	•			
Exan	<u>nple:</u>	HERE	BOV	JUMP			
	Before Instruc	tion					
	PC	= ad	dress (H	HERE)			
	After Instructio If Overflo PC	ow = 1;	dress (J	JUMP)			

If Overflow = 0; PC

=

address (HERE + 2)

BZ	Branch if	Zero				
Syntax:	[<i>label</i>] BZ	C n				
Operands:	-128 \leq n \leq	127				
Operation:	if Zero bit is (PC) + 2 +	,				
Status Affected:	None					
Encoding:	1110	0000 ni	nnn	nnnn		
Description:	will branch. The 2's cor added to th incremente instruction,	If the Zero bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a				
Words:	1					
Cycles:	1(2)					
Q Cycle Activity: If Jump:						
Q1	Q2	Q3	(Q4		
Decode	Read literal	Process		te to		
N -	ʻn'	Data	-	<u>20</u>		
No operation	No operation	No operation	-	lo ation		
If No Jump:	oporation	oporation	opor	operation		
Q1	Q2	Q3	(Q4		
Decode	Read literal	Process	Ν	lo		
	'n'	Data	oper	ation		
Example:	HERE	BZ Jum	р			
Before Instruc						
DO	= ad	dress (HERI	Ξ)			
PC After Instruction						
After Instruction						
	= 1;	dress (Jum	o)			
After Instruction	= 1;	dress (Jumj	<u>o)</u>			

Syntax:	[label] C	ALL k [,s]		
2				
Operands:	$0 \le k \le 104$ s $\in [0,1]$	18575		
Operation:	$\begin{array}{l} (PC) + 4 - \\ k \rightarrow PC < 2 \\ \text{if } s = 1: \\ (W) \rightarrow WS \\ (STATUS) \\ (BSR) \rightarrow E \end{array}$	0:1>; , → STATUS	SS,	
Status Affected:	None			
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈
	registers a	W, STATU re also pus		
	STATUSS update occ 20-bit valu	shadow re and BSRS curs (defaul e 'k' is load two-cycle ir	gisters, \ . If 's' = (It). Then, ed into P	WS,), no , the C<20:1>
Words:	STATUSS update occ 20-bit valu CALL is a	and BSRS curs (defau	gisters, \ . If 's' = (It). Then, ed into P	WS,), no , the C<20:1>
Words:	STATUSS update occ 20-bit valu CALL is a f 2	and BSRS curs (defau e 'k' is load	gisters, \ . If 's' = (It). Then, ed into P	WS,), no , the C<20:1>
Cycles:	STATUSS update occ 20-bit valu CALL is a	and BSRS curs (defau e 'k' is load	gisters, \ . If 's' = (It). Then, ed into P	WS,), no , the C<20:1>
	STATUSS update occ 20-bit valu CALL is a f 2 2	and BSRS curs (defau e 'k' is load	gisters, \ . If 's' = (It). Then, ed into P	WS,), no , the C<20:1>
Cycles: Q Cycle Activity:	STATUSS update occ 20-bit valu CALL is a f 2	and BSRS curs (defaul e 'k' is load two-cycle ir	gisters, \ . If 's' = (It). Then, ed into P istruction	WS,), no , the C<20:1> 1.
Cycles: Q Cycle Activity: Q1 Decode No	STATUSS update occ 20-bit valu CALL is a 1 2 2 2 Q2 Read literal 'k'<7:0>, No	and BSRS curs (defaul e 'k' is load two-cycle ir Q3 Push PC Stack No	gisters, \ . If 's' = (It). Then, ed into P nstruction	NS,), no , the C<20:1> 1. Q4 ad literal <19:8>, te to PC No
Cycles: Q Cycle Activity: Q1 Decode	STATUSS update occ 20-bit valu CALL is a 1 2 2 2 Q2 Read literal 'k'<7:0>,	and BSRS curs (defaul e 'k' is load two-cycle ir Q3 Push PC Stack	gisters, \ . If 's' = (It). Then, ed into P nstruction	NS,), no , the C<20:1> 1. Q4 ad literal <19:8>, te to PC
Cycles: Q Cycle Activity: Q1 Decode No	STATUSS update occ 20-bit valu CALL is a 1 2 2 2 Q2 Read literal 'k'<7:0>, No	and BSRS curs (defaul e 'k' is load two-cycle ir Q3 Push PC Stack No operatio	gisters, \ . If 's' = (It). Then, ed into P nstruction	NS, , no , the C<20:1> n. Q4 ad literal <19:8>, te to PC No veration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct	STATUSS update occ 20-bit valu CALL is a 1 2 2 Q2 Read literal 'k'<7:0>, No operation HERE	and BSRS curs (defaul e 'k' is load two-cycle ir Q3 Push PC Stack No operatio	gisters, \ . If 's' = (lt). Then, ed into P nstruction to Rea 'k' Wri on op	NS, , no , the C<20:1> n. Q4 ad literal <19:8>, te to PC No veration
Cycles: Q Cycle Activity: Q1 Decode No operation Example:	STATUSS update occ 20-bit valu CALL is a 1 2 2 Q2 Read literal 'k'<7:0>, No operation HERE	and BSRS curs (defaul e 'k' is load two-cycle ir Q3 Push PC Stack No operatio	gisters, \ . If 's' = (lt). Then, ed into P nstruction to Rea 'k' Wri on op	NS, , no , the C<20:1> n. Q4 ad literal <19:8>, te to PC No veration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct PC After Instruction	STATUSS update occ 20-bit valu CALL is a 1 2 2 2 Read literal 'k'<7:0>, No operation HERE tion = addres	and BSRS curs (defaul e 'k' is load two-cycle ir Q3 Push PC Stack No operatio CALL ' S (HERE)	gisters, \ . If 's' = (It). Then, ed into P nstruction to Rea 'k', Wri on op	NS, , no , the C<20:1> n. Q4 ad literal <19:8>, te to PC No veration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct PC	STATUSS update occ 20-bit valu CALL is a 1 2 2 2 Read literal 'k'<7:0>, No operation HERE tion = addres	and BSRS curs (defaul e 'k' is load two-cycle ir Q3 Push PC Stack No operatio CALL ' S (HERE) S (THERE	gisters, \ . If 's' = (It). Then, ed into P nstruction to Rea 'k', Wri on op THERE, I	NS, , no , the C<20:1> n. Q4 ad literal <19:8>, te to PC No veration

BSRS =

STATUSS=

BSR

STATUS

CLRF	Clear f	CLRWDT	Clear Watchdog Timer
Syntax:	[<i>label</i>]CLRF f[,a]	Syntax:	[<i>label</i>] CLRWDT
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$	Operands: Operation:	None 000h \rightarrow WDT,
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$		$\begin{array}{l} 000h \rightarrow WDT \text{ postscaler,} \\ 1 \rightarrow \overline{TO,} \end{array}$
Status Affected:	Z		$1 \rightarrow \overline{PD}$
Encoding:	0110 101a ffff f	Status Affected:	
Description:	Clears the contents of the specifie	reg- Encoding:	0000 0000 0000 0100
	ister. If 'a' is '0', the Access Bank v selected, overriding the BSR valu 'a' = 1, then the bank will be select per the BSR value (default).	lf .	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits TO and PD are set.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:		Q Cycle Activity:	
Q1	Q2 Q3 Q4	Q1	Q2 Q3 Q4
Decode	ReadProcessWritregister 'f'Dataregister	f'	NoProcessNooperationDataoperation
Example:	CLRF FLAG_REG	Example:	CLRWDT
Before Instruc FLAG_F		Before Instruc WDT Co	
After Instructi FLAG_F		After Instructi WDT Co WDT Po TO PD	punter = $0x00$

COMF	Complement f				
Syntax:	[label] COMF f [,d [,a]]				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	$(\overline{f}) \rightarrow dest$				
Status Affected:	N, Z				
Encoding:	0001 11da ffff ffff				
Description:	The contents of register 'f' are comple- mented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2 Q3 Q4				
Decode	Read Process Write to register 'f' Data destination				
Example:	COMF REG, W				
Before Instruc REG After Instructio	= 0x13				
REG W	= 0x13 = 0xEC				

CPF	SEQ	Compare f with W, Skip if f = W						
Synta	ax:	[<i>label</i>] CPFSEQ f[,a]						
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	(f) – (W), skip if (f) = (unsigned c	(W) comparison)					
Statu	s Affected:	None	. ,					
Enco	odina:	0110	001a fff	f ffff				
	ription:	Compares f location 'f' t performing If 'f' = W, th discarded a instead, ma instruction. will be select value. If 'a'	the contents of o the contents an unsigned s en the fetched ind a NOP is ex- king this a two If 'a' is '0', the cted, overriding = 1, then the b per the BSR v	data memory of W by ubtraction. instruction is eccuted b-cycle Access Bank g the BSR bank will be				
Word	ls:	1						
Cycle	es:		ycles if skip ar a 2-word instru					
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	No operation				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	No operation	No operation	No operation	No operation				
lf sk	ip and followed			operation				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No operation	No operation	No operation	No operation				
	nple: Before Instruc PC Addre W REG After Instructic If REG PC If REG	ess = HE = ? = ? on = W;	dress (EQUAI					
	PC	,	dress (NEQUA	AL)				

CPF	SGT	Compare	Compare f with W, Skip if f > W				
Synta	ax:	[<i>label</i>] CF	PFSGT f[,a]			
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
Oper	ation:	• • • •	(f) – (W), skip if (f) > (W) (unsigned comparison)				
Statu	s Affected:	None					
Enco	ding:	0110	010a :	ffff	ffff		
Desc	ription:	location 'f' to performing If the content contents of instruction in executed in cycle instru- Bank will be BSR value.	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two- cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value				
Word	e.	1					
Cycle	es:		ycles if skip a 2-word in				
QC	ycle Activity:						
1	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Read Process register 'f' Data		No eration		
lf sk	ip:			1 -1-			
	Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation	operation	operation	ор	operation		
lf sk	•	d by 2-word in			.		
	Q1	Q2	Q3		Q4 No		
	No operation	No operation	No operatior	on	NO		
	No	No	No		No		
	operation	operation	operation	ор	eration		
<u>Exan</u>	<u>iple:</u>		HERE CPFSGT REG NGREATER : GREATER :				
	Before Instruc PC W		dress (HE	RE)			
	After Instructic If REG PC If REG	> W; = Ad	dress (gr	EATER)			
	PC	,		REATEF	۲)		

CPF	SLT	Compare	Compare f with W, Skip if f < W				
Synt	ax:	[<i>label</i>] CF	PFSLT f[,a]				
Oper	rands:	0 ≤ f ≤ 255 a ∈ [0,1]					
Oper	ration:	(f) – (W), skip if (f) < ((unsigned c					
Statu	is Affected:	None					
Enco	oding:	0110	000a fff	f fff			
Desc	pription:	location 'f' t performing If the conten contents of instruction i executed in two-cycle in Access Ban	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overridden (default).				
Word	ds:	1					
Cycle			ycles if skip ar a 2-word instr				
QC	ycle Activity:			<u>.</u>			
	Q1 Decode	Q2 Read	Q3	Q4 No			
	Decode	Read	Process				
	200000		Data				
lf sk		register 'f'	Data	operation			
lf sk			Data Q3				
lf sk	kip:	register 'f'	Q3 No	operation Q4 No			
	Q1 No operation	Q2 No operation	Q3 No operation	operation Q4			
	ip: Q1 No operation ip and followed	Q2 No operation d by 2-word ins	Q3 No operation struction:	Q4 No operation			
	Q1 No operation cip and followed Q1	Q2 No operation d by 2-word ins Q2	Q3 No operation struction: Q3	Q4 No operation Q4			
	ip: Q1 No operation ip and followed	Q2 No operation d by 2-word ins	Q3 No operation struction:	Q4 No operation			
	Q1 No operation ip and followed Q1 No	Q2 No operation d by 2-word ins Q2 No	Q3 No operation struction: Q3 No	Q4 No operation Q4 Q4 No			
	ip: Q1 No operation kip and followed Q1 No operation	Q2 No operation d by 2-word ins Q2 No operation	Q3 No operation struction: Q3 No operation	Q4 No operation Q4 No operation			
	ip: Q1 No operation ip and followed Q1 No operation No operation	Q2 No operation d by 2-word ins Q2 No operation No operation HERE NLESS	Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation No			
lf sk	ip: Q1 No operation ip and followed Q1 No operation No operation	Q2 No operation d by 2-word ins Q2 No operation No operation HERE NLESS	Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation No			
lf sk	ip: Q1 No operation ip and followed Q1 No operation No operation	Q2 No operation d by 2-word ins Q2 No operation No operation HERE NLESS	Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation No operation			
lf sk	ip: Q1 No operation ip and followed Q1 No operation No operation mple: Before Instruc	Q2 No operation d by 2-word ins Q2 No operation No operation HERE NLESS	Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation No operation			
lf sk	ip: Q1 No operation ip and followed Q1 No operation No operation mple: Before Instruct PC W After Instruction	Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation No operation No operation HERE LESS tion = Ad = on	Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation No operation			
lf sk	ip: Q1 No operation ip and followed Q1 No operation No operation mple: Before Instruct PC W After Instruction If REG	register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation No operation No operation HERE LESS tion = Ad = on <	Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation No operation			
lf sk	ip: Q1 No operation ip and followed Q1 No operation No operation mple: Before Instruct PC W After Instruction	register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation No operation No operation HERE LESS tion = Ad = on <	Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation No operation			

DAW	Decimal A	Adjust W Re	gister	DECF	Decreme	nt f		
Syntax:	[label] Di	AW		Syntax:	[label] D	[<i>label</i>] DECF f[,d[,a]]		
Operands:	None			Operands:	$0 \le f \le 255$			
Operation:	If [W<3:0>	> 9] or [DC = 1] then,		d ∈ [0,1]			
	$(W<3:0>) + 6 \rightarrow W<3:0>;$			Operation:	$a \in [0,1]$ (f) - 1 $\rightarrow de$	t		
	else, (W<3:0>) → W<3:0>;		Status Affected:					
				Encoding:	C, DC, N, C		ff ffff	
	•	9] or [C = 1] th $6 \rightarrow W < 7:4>;$	en,	Description:		register 'f'. If		
	else,			Description.		red in W. If 'd		
	(W<7:4>) –	→ W<7:4>				red back in re	0	
Status Affected:	C, DC				· ,	'a' is '0', the A cted, overridir		
Encoding:	0000	0000 000			value. If 'a'	= 1, then the	bank will be	
Description:	DAW adjusts the 8-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format)			selected as	per the BSR	value (default)		
			Words: 1					
	and produc	es a correct pa	acked BCD	Cycles:	1			
		carry bit may b of its setting pr		Q Cycle Activity:				
	instruction.	or no octaing pr		Q1	Q2	Q3	Q4 Write to	
Words:	1			Decode	Read register 'f'	Process Data	destination	
Cycles:	1					1		
Q Cycle Activity:				Example:	DECF	CNT,		
Q1	Q2	Q3	Q4	Before Instru				
Decode	Read	Process	Write	CNT Z	= 0x01 = 0			
Example 1:	DAW	Data	W	∠ After Instruct	•			
Before Instruc				CNT	= 0x00			
W	= 0xA5			Z	= 1			
C DC	= 0 = 0							
After Instruction	Ŭ							
W	= 0x05							
С	= 1							
DC	= 0							
Example 2:								
Before Instruc	tion = 0xCE							
W C	$= 0 \times CE$							
DC	= 0							
After Instruction								
W	= 0x34							
С	= 1							

DEC	FSZ	Decreme	Decrement f, Skip if 0					
Synta	ax:	[label] D	ECFSZ f[,	d [,a]]				
Opera	ands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$	d ∈ [0,1]					
Oper	ation:	(f) – 1 \rightarrow de skip if resul						
Statu	s Affected:	None						
Enco	ding:	0010	11da f	fff	ffff			
Desc	ription:	decremente placed in W placed bac If the result which is alr and a NOP it a two-cyc Access Bar overriding t	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per					
Word	s.	1		,-				
Cycle		1(2)						
,		Note: 3 c	ycles if skip a 2-word ins					
QU	ycle Activity: Q1	Q2	Q3		Q4			
	Decode	Read	Process	V	Vrite to			
		register 'f'	Data	de	stination			
lf sk	ip:							
г	Q1	Q2	Q3		Q4			
	No	No	No	01	No			
lf ski	operation	operation d by 2-word in	operation struction	0	peration			
n on	Q1	Q2	Q3		Q4			
	No	No	No		No			
	operation	operation	operation	op	peration			
	No	No	No		No			
l	operation	operation	operation	ot	peration			
Example:		HERE CONTINUE	DECFSZ GOTO	CNI LOC				
Before Instruction		= Address	S (HERE)					
	After Instructio CNT If CNT	= CNT - = 0;						
	PC If CNT		S (CONTIN	UE)				
	PC	≠ 0; = Address	S (HERE +	2)				

DCFS	SNZ	Decreme	nt f, Sk	ip if No	ot 0		
Syntax	<:	[<i>label</i>] D	CFSNZ	f [,d [,a	a]]		
Opera	nds:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Opera	tion:	(f) – 1 \rightarrow d skip if resu	-				
Status	Affected:	None					
Encod	ing:	0100	11da	ffff	ffff		
Descri	ption:	decrement placed in V placed bac If the resul instruction discarded, instead, m instruction will be sele value. If 'a'	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value				
Words	:	1					
Cycles	:		cycles if s a 2-wore	•	l followed ction.		
Q Cyo	cle Activity:						
-	Q1	Q2	Q		Q4		
	Decode	Read register 'f'	Proce Dat		Write to destination		
lf skip):	U					
_	Q1	Q2	Q	3	Q4		
	No	No	No		No		
If okin	operation	operation	opera		operation		
π εκιρ	Q1	d by 2-word ir Q2	Q:		Q4		
Γ	No	No	No		No		
	operation	operation	opera	tion	operation		
	No	No	No		No		
	operation	operation	opera	tion	operation		
Example:		HERE ZERO NZERO	DCFSNZ : :	TEMP			
В	efore Instruc TEMP	tion =	?				
A	fter Instruction TEMP If TEMP PC If TEMP PC	on = = ≠ =	TEMF 0; Addre 0; Addre	ess (Ze	ERO) ZERO)		

GOT	Ю	Unconditi	ional Branc	h	IN	CF	Incremen	t f		
Synta	ax:	[label] G	OTO k		Sy	Syntax: [label] INCF f [,d [,a]]			a]]	
Oper	ands:	$0 \le k \le 104$	8575		Ор	erands:	$0 \leq f \leq 255$			
Oper	ation:	$k \rightarrow PC<20$:1>				d ∈ [0,1]			
Statu	is Affected:	None			0.5	orotion	a ∈ [0,1]	aat		
1st w	oding: /ord (k<7:0>) word(k<19:8>)	1110 1111	1111 k ₇ k k ₁₉ kkk kk	-	Sta	eration: itus Affected: coding:	(f) + 1 \rightarrow de C, DC, N,	OV, Z	fff	ffff
Description:		anywhere w range. The		Mbyte memory is loaded into	De	scription:	incremente placed in V placed bac is '0', the A overriding t	ts of registe d. If 'd' is '0' V. If 'd' is '1', k in register ccess Bank he BSR valu	, the re the res 'f' (defa will be le. If 'a'	esult is sult is ault). If 'a' selected, = 1, then
Cycle	es:	2					BSR value		u us p	
QC	ycle Activity:				Wo	ords:	1			
	Q1	Q2	Q3	Q4	Cv	cles:	1			
	Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC		Cycle Activity: Q1	Q2	Q3		Q4
	No	No	No	No		Decode	Read	Process		/rite to
	operation	operation	operation	operation			register 'f'	Data	des	stination
Exan	nple:	GOTO THE	RE		Ex	ample:	INCF	CNT,		
	After Instructio	n				Before Instruc				
	PC =	Address (T	HERE)			CNT Z C DC	= 0xFF = 0 = ? = ?			

After Instruction

CNT	=	0x00
Z	=	1
С	=	1
DC	=	1

INCF	SZ	Incremen	t f, Skip if 0	
Synta	ax:	[label] IN	NCFSZ f[,d	,a]]
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$		
Oper	ation:	(f) + 1 \rightarrow de skip if resul	-	
Status Affected:		None		
Encoding:		0011	11da ff:	ff ffff
Desc	ription:	incremente placed in W placed back If the result which is alr and a NOP if it a two-cyc Access Bar overriding t	Il be selected	ne result is e result is (default) t instruction, is discarded, stead, making If 'a' is '0', the sted, If 'a' = 1, then
Word	e.	1	(doldall).	
Cycle			vcles if skip an a 2-word instru	
QC	ycle Activity:	02	02	04
	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to
	Decode	register 'f'	Data	destination
lf sk	ip:	Ű		II
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
lf sk	ip and followe	d by 2-word in	struction:	
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No operation	No operation	No operation	No operation
<u>Exan</u>	•	HERE I	INCFSZ CN	
	Before Instruc PC	tion = Address	: S (HERE)	
	After Instructic CNT If CNT PC	= CNT + 7 = 0;	1 6 (ZERO)	
	If CNT PC	≠ 0;= Address		

INFS	SNZ	Incremen	nt f, Skip if I	Not 0
Synta	ax:	[label] II	NFSNZ f[,d	[,a]]
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Oper	ation:	(f) + 1 \rightarrow d skip if resu		
Statu	s Affected:	None		
Encoding:		0100	10da fi	fff ffff
Desc	ription:	incremente placed in V placed bac If the result instruction, discarded, instead, mainstruction. will be sele value. If 'a'	and a NOP is aking it a two- If 'a' is '0', th ected, overridi = 1, then the	the result is the result is f' (default). e next ady fetched, is executed cycle e Access Bank ng the BSR
Word	ls:	1		
Cycle		1(2)		
-	ycle Activity:		cycles if skip a a 2-word inst	
QU	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
		register 'f'	Data	destination
lf sk				.
	Q1	Q2	Q3 No	Q4
	No operation	No operation	operation	No operation
lf sk	ip and followe			
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No operation	No operation	No operation	No operation
<u>Exan</u>	<u> </u>		INFSNZ RE	
	Before Instruc PC		S (HERE)	
	After Instructio REG If REG	on = REG + ≠ 0;	1	
	PC If REG PC	= Addres = 0;	ι <i>γ</i>	
	FU	= Addres	S (ZERO)	

IORLW	Inclusive OR Literal with W			
Syntax:	[label] IC	ORLW k		
Operands:				
Operation:	(W) .OR. $k \rightarrow W$			
Status Affected:	N, Z			
Encoding:	0000 1001 kkkk kkkk			
Description:	The contents of W are ORed with the 8-bit literal 'k'. The result is placed in W.			
Words: 1				
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Process Data	V	Vrite to W
Example:	IORLW	0x35		
Before Instruct W	tion = 0x9A			
After Instructio W	n = 0xBF			

IORWF	Inclusive	OR W \	with f	
Syntax:	[<i>label</i>] IC	DRWF	f [,d [,a]]	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	(W) .OR. (f)	$) \rightarrow dest$		
Status Affected:	N, Z			
Encoding:	0001	00da	ffff	ffff
Description:	Inclusive O '0', the result is (default). If will be selevalue. If 'a' selected as	It is plac placed l 'a' is '0', cted, ove = 1, ther	ed in W. back in re the Acce erriding th the ban	lf 'd' is '1', egister 'f' ss Bank e BSR k will be
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	. <u> </u>	Q4
Decode	Read register 'f'	Proce Data		Write to estination
Example:		ESULT,	W	
Before Instruc RESULT W				
After Instructio RESULT W				

LFS	R	Load FSF	R		MOVF	Move f		
Synt	ax:	[label] L	FSR f,k		Syntax:	[label] M	IOVF f[,d[,a	a]]
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$	5		Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$		
Oper	ration:	$k \to FSRf$				a ∈ [0,1]		
Statu	us Affected:	None			Operation:	$f \rightarrow dest$		
Enco	oding:	1110 1111	1110 00 0000 k ₇ }	ff k ₁₁ kkk kk kkkk	Status Affected: Encoding:	N, Z	00da ff	ff ffff
Desc	cription:		iteral 'k' is load egister pointed		Description:		ts of register 'f n dependent	are moved to upon the
Word	ds:	2					. If 'd' is '0', th	
Cycl	es:	2					/. If 'd' is '1', th ‹ in register 'f'	
QC	cycle Activity:					Location 'f'	can be anywh	ere in the
	Q1	Q2	Q3	Q4			ank. If 'a' is '0' e selected, ove	
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH		BSR value.		the bank will
	Decode	Read literal	Process	Write literal				
		ʻk' LSB	Data	'k' to FSRfL	Words:	1		
Ever	nple:	TEOD 0	02 7 5		Cycles:	1		
		LFSR 2,	UXJAB		Q Cycle Activity:			
	After Instructi FSR2H	on = 0x	03		Q1	Q2	Q3	Q4
	FSR2L	= 0x/			Decode	Read register 'f'	Process Data	Write W
					Example:	MOVF RI	EG, W	
					Before Instruc REG W	ction = 0x2 = 0x1		
					After Instruction	on	20	

REG

W

=

=

0x22

0x22

MOVFF	Move f to	o f			
Syntax:	[label]	MOVFF	f _s ,f _d		
Operands:	$\begin{array}{l} 0 \leq f_{s} \leq 4095 \\ 0 \leq f_{d} \leq 4095 \end{array}$				
Operation:	$(f_{s}) \rightarrow f_{d}$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d	
Description:	The contern moved to of Location of in the 4090 FFFh) and can also b FFFh. Either sour (a useful s MOVFF is p transferring peripheral buffer or a The MOVFF PCL, TOS destination The MOVFF used to mo any interru on page 93	destination f source f b-byte dat l location f e anywhe rce or des pecial situ particularly g a data n register (s n I/O port F instructi U, TOSH n register. F instructi podify inter upt is enal	n register ' f_s ' can be a a space (C of destinat ere from 00 stination ca uation). y useful for nemory loc such as the). on cannot or TOSL a on should rupt setting	f _d ['] . anywhere 000h to ion 'f _d ' 00h to an be W r cation to a e transmit use the as the not be gs while	
Words:	2				
Cycles:	2 (3)				
Q Cycle Activity:					
01	$\cap 2$	03	2	$\cap 1$	

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

0x33 0x11

0x33 0x33

Example:	MOVFF	REG1,	REG2
<u>Example:</u>	110 111	ICDOI,	1002

Before Instruction	
REG1	=
REG2	=

REG2	=
After Instruction	
REG1	=
REG2	=

Synta	ax:	[<i>label</i>] N	10VLB	(
$Operands: \qquad 0 \leq k \leq 255$						
Oper	ation:	$k \rightarrow BSR$				
Statu	s Affected:	None				
Enco	oding:	0000	0001	0000	kkkk	
Desc	cription:	The 8-bit lit Bank Selec				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'	Proce: Data		Write eral 'k' to BSR	

Before Instruction BSR register = 0x02 After Instruction

BSR register = 0x05

MOVLW	Move Literal to W				
Syntax:	[label] N	IOVLW	k		
Operands:	$0 \le k \le 255$	5			
Operation:	$k\toW$				
Status Affected:	None				
Encoding:	0000	1110	kkk	k	kkkk
Description:	The 8-bit literal 'k' is loaded into W.				o W.
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	5	Q4	
Decode	Read literal 'k'	Proce Data		W	/rite to W
		Data	,		v v
Example:	MOVLW	0x5A			
After Instructio W	on = 0x5A				

MOVWF	Move W t	o f				
Syntax:	[<i>label</i>] M	OVWF	f [,a]			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
Operation:	$(W)\tof$					
Status Affected:	None					
Encoding:	0110	111a	ffff	ffff		
Description:	Location 'f' 256-byte ba Bank will be BSR value.	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proce Data		Write gister 'f'		
Example:	MOVWF	REG				
Before Instru W REG	uction = 0x4F = 0xFF					

0x4F 0x4F

= =

After Instruction W REG

MULLW	Multiply L	Multiply Literal with W				
Syntax:	[label] M	ULLW k				
Operands:	$0 \leq k \leq 255$					
Operation:	(W) x k \rightarrow F	RODH:PROI	DL			
Status Affected:	None					
Encoding:	0000	1101 kk	kk kkkk			
Description:	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL			
Example:	MULLW ()xC4				
Before Instruc W PRODH PRODL After Instructi W PRODH PRODL	= 0xl = ? = ?	=2 AD				

MULWF	Multiply \	N with f		
Syntax:	[label] N	IULWF	f [,a]	
Operands:	$0 \leq f \leq 255$			
	a ∈ [0,1]			
Operation:	(W) x (f) \rightarrow	PRODH:	PRODL	
Status Affected:	None			
Encoding:	0000	001a	ffff	ffff
	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Words:	1		,	,
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read	Proces		Write
	register 'f'	Data	F	egisters PRODH: PRODL
Example:	MULWF	REG		
Before Instruc				
W REG		C4 B5		
PRODH	= 0x	5		

PRODL

After Instruction

REG

PRODH

PRODL

W

= ?

=

=

=

=

0xC4

0xB5

0x8A

0x94

NEGF	Negate f			
Syntax:	[label] N	EGF f[,a	a]	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$			
Operation:	$(\overline{f}) + 1 \rightarrow f$			
Status Affected:	N, OV, C, D	С, Z		
Encoding:	0110	110a	ffff	ffff
Description:	Location 'f' complemen data memo is '0', the Ar overriding th the bank wi BSR value.	it. The resu ry location ccess Bank he BSR val	It is plac 'f'. If 'a' (will be ue. If 'a'	ced in the selected, = 1, then
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data		Write gister 'f'
Example:	NEGF R	EG , 1		
Before Instruct REG		010 [0x3 4	A]	
After Instructio REG	n = 1100 0	110 [0xC	6]	

NOF		No Opera	ation			
Synta	ax:	[label]	NOP			
Oper	ands:	None				
Oper	ation:	No operati	on			
Statu	s Affected:	None				
Enco	ding:	0000		0000		0000
		1111	XXXX	XXX	XX	XXXX
Desc	ription:	No operati	on.			
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	No operation	No operat		ор	No eration

Example:

None.

POP	•	of Retu	urn Sta	ack		
Synta	ax:	[<i>label</i>] F	POP			
Oper	ands:	None				
Oper	ation:	$(TOS) \rightarrow b$	it bucke	t		
Statu	s Affected:	None				
Enco	ding:	0000	0000	000	00	0110
Desc	ription:	The TOS v stack and i then becon was pushe This instruc- the user to stack to inc	s discar nes the d onto t ction is p properly	ded. Tł previou ne retu provide y mana	ne To is va rn st d to ige tl	OS value Ilue that ack. enable he return
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	G	3		Q4
	Decode	No operation	POP val		ор	No eration
<u>Exan</u>	nple:	POP GOTO	NEW			
Before Instruction TOS Stack (1 level down)			= =	0x003 ⁻ 0x0143		
	After Instruction TOS PC			0x0143 NEW	332	

PUSH	Push Top	o of Reti	irn S	tack	(
Syntax:	[<i>label</i>] F	USH			
Operands:	None				
Operation:	(PC + 2) $ ightarrow$	TOS			
Status Affected:	None				
Encoding:	0000	0000	000	0	0101
Description:	The PC + 2 the return s value is pu This instruct software st then push i	stack. The shed dow ction allov ack by m	e prev n on t vs to i odifyir	ious the s mple ng T(TOS stack. ement a OS, and
Words:	1				
Cycles:	1				
Q Cycle Activity	<i>r</i>				
	•				
	Q2	Q3			Q4
, ,		Q3 No operati		ор	Q4 No eration
Q1	Q2 PUSH PC + 2 onto	No		ор	No
Q1 Decode	Q2 PUSH PC + 2 onto return stack	No operati = 0		15A	No

RCA	LL	Relative (Call			RE	SET	Reset					
Synta	ax:	[<i>label</i>] RCALL n			Synt	tax:	[<i>label</i>] F	[label] RESET					
Oper	ands:	-1024 ≤ n ≤	$-1024 \le n \le 1023$			Ope	Operands: None						
Oper	ation:	$(PC) + 2 \rightarrow TOS,$ $(PC) + 2 + 2n \rightarrow PC$							ration:	Reset all re affected by	•		that are
Statu	s Affected:	None				Stat	us Affected:	All					
Enco	ding:	1101	1nnn	nnnn	nnnn	Enc	oding:	0000	0000	1111	1111		
Desc	ription:	from the cu address (Pu stack. Ther number '2n have increr instruction, PC + 2 + 2t	tine call with a jump up to 1K e current location. First, return s (PC + 2) is pushed onto the Then, add the 2's complement r '2n' to the PC. Since the PC will cremented to fetch the next ion, the new address will be + 2n. This instruction is a cle instruction.			Wor Cycl		This instru execute a 1 1 Q2 Start Reset		eset in so			
Word	s:	1									P		
Cycle	es:	2				Exa	mple:	RESET					
QC	ycle Activity:						After Instruct	ion					
	Q1 Decode	Q2 Read literal 'n' PUSH PC to stack	Q3 Proces Data	s Wi	Q4 ite to PC		Registe Flags*	rs = Reset \ = Reset \					
	No operation	No operation	No operatio	on o	No peration								

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

RET	FIE	Return from Interrupt					
Synta	ax:	[<i>label</i>] R	ETFIE [s]				
Oper	ands:	$s \in [0,1]$					
Oper	ation:	$1 \rightarrow GIE/GI$ if s = 1: (WS) \rightarrow W, (STATUSS) (BSRS) \rightarrow	$(TOS) \rightarrow PC,$ 1 \rightarrow GIE/GIEH or PEIE/GIEL;				
Statu	s Affected:	GIE/GIEH,	PEIE/GIEL.				
Enco	ding:	0000	0000 000	000s			
Desc	ription:	and Top-of- the PC. Inte setting eithe global intern contents of STATUSS a their corres STATUS an	n interrupt. Sta Stack (TOS) is errupts are ena- er the high or I rupt enable bit the shadow re and BSRS are ponding regist id BSR. If 's' = gisters occurs	s loaded into abled by ow-priority . If 's' = 1, the egisters WS, loaded into ers, W, 0, no update			
Word	s:	1	,	()			
Cycle		2					
	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	No operation	No operation	POP PC from stack Set GIEH or GIEL			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exan</u>	After Interrupt PC W BSR STATUS	RETFIE	= TOS = WS = BSRS = STATU = 1	JSS			

RET	LW	Return Li	teral to	w			
Synta	ax:	[<i>label</i>] R	ETLW	k			
Oper	ands:	$0 \le k \le 255$					
Oper	ation:		$k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged				
Statu	is Affected:	None					
Enco	oding:	0000	1100	kkkk	kkkk		
Desc	cription:		ounter is (the retu ss latch (loaded f urn addr	,		
Word	ds:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'k'	Proce Data	a f	POP PC rom stack, Write to W		
	No	No	No		No		
	operation	operation	operat	ion	operation		
<u>Exan</u>		; W conta:		1.			
	CALL TABLE	; W Conta ; offset ; W now ha ; table va	value as	jte			
: TABI							
	ADDWF PCL RETLW k0 RETLW k1	; W = offset ; Begin table ;					

```
:
:
RETLW kn
          ; End of table
```

Before Instruction

W	=	0x07
After Instruct	ion	
W	=	value of kn

RLCF

RET	RETURN Return from Subroutine					
Synta	ax:	[<i>label</i>] R	ETURN	[S]		
Oper	ands:	$s \in [0,1]$	s ∈ [0,1]			
Opera	ation:	$(TOS) \rightarrow PC;$ if s = 1: $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged				
Statu	s Affected:	None	None			
Enco	ding:	0000	0000	0001	001s	
Description: Return from subroutine. The stack is popped and the top of the stack (TC is loaded into the program counter. I 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).			unter. If Idow BSRS are Ig SR. If			
Word	s:	1				
Cycles:		2				
Q Cycle Activity:						
	Q1	Q2	Q3		Q4	
	Decode	No operation	Proces Data		OP PC om stack	
	No	No	No		No	
	operation	operation	operati	on o	peration	

Example: RETURN	Example:	RETURN
-----------------	----------	--------

After Interrupt

PC = TOS

Syntax:	[label]	RLCF f [,d	[,a]]
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	i	
Operation:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow des$,	
Status Affected:	C, N, Z		
Encoding:	0011	01da f	fff ffff
Description:	one bit to t If 'd' is '0', ' is '1', the r 'f' (default) will be sele value. If 'a	he left through the result is pl esult is stored). If 'a' is '0', th ected, overridi ' = 1, then the	bank will be value (default).
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example:	RLCF	REG, W	1
Before Instruc	tion		
REG	= 1110 0	110	
С	= 0		
After Instructio		110	
REG W	= 1110 0 = 1100 1	110	
C	= 1		

Rotate Left f through Carry

RLNCF	Rotate L	eft f (No	Carry)		
Syntax:	[label]	RLNCF	f [,d [,a]]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	· · ·	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow dest < 0 >$			
Status Affected:	N, Z				
Encoding:	0100	01da	ffff	ffff	
Description: The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).					
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proces Data		rite to ination	
Example: RLNCF REG					
Before Instruc REG	tion = 1010 1	.011			
After Instruction REG	on = 0101 ()111			

RRCF	ght f throug	h Carry			
Syntax:	[<i>label</i>] R	RCF f[,d[,a]]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	$(f<0>) \rightarrow C$	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow C,$ $(C) \rightarrow dest < 7 >$			
Status Affected:	C, N, Z	C, N, Z			
Encoding:	0011	00da ff:	ff ffff		
one bit to the right through the Carry Flag. If 'd' is '0', the result is placed is W. If 'd' is '1', the result is placed ba in register 'f' (default). If 'a' is '0', the Access Bank will be selected, over- riding the BSR value. If 'a' is '1', the the bank will be selected as per the BSR value (default).			t is placed in placed back a' is '0', the cted, over- ' is '1', then as per the		
Words:	1				
Cycles:	1	1			
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example: RRCF REG, W					
Before Instruc REG C After Instructio	= 1110 0 = 0	110			
REG = 1110 0110 W = 0111 0011 C = 0					

RRN	ICF	Rotate F	Right f	(No Ca	rry)
Synta	ax:	[label]	RRNCF	f [,d [,	,a]]
Oper	ands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5		
Oper	ation:	$(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$		-	
Statu	is Affected:	N, Z			
Enco	oding:	0100	00da	fff	f ffff
Worc	ls:	is placed placed ba is '0', the overriding	in W. If ' ick in reg Access the BS pank will	d' is '1', gister 'f' Bank wi R value. be sele	'0', the result is (default). If 'a' Il be selected, If 'a' is '1', cted as per
Cycle	es:	1			
-	ycle Activity:				
	Q1	Q2	(23	Q4
	Decode	Read register 'f'	-	cess ata	Write to destination
<u>Exan</u>	nple 1:	RRNCF	REG,	1, 0	
	Before Instruc REG	tion = 1101	0111		
	After Instructio REG	on = 1110	1011		
<u>Exan</u>	nple 2:	RRNCF	REG,	W	
	Before Instruc W REG After Instructio	= ? = 1101	0111		
	W REG	= 1110 = 1101	1011 0111		

SETF	Set f				
Syntax:	[label] SE	TF f[,a]			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$FFh\tof$				
Status Affected: None					
Encoding:	0110	100a	ffff	ffff	
Morder	are set to F Bank will be BSR value. be selected (default).	e selected If 'a' is '1	d, overric ', then th	ling the e bank will	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read	Proces		Write	
	register 'f'	Data	re	egister 'f'	
Example:	SETF F	REG			
Before Instruc REG		5A			
After Instructio REG	on = 0x	FF			

SLEEP	Enter Sle	ep Mode		SUBFWB
Syntax:	[label]	SLEEP		Syntax:
Operands:	None			Operands:
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WE} \\ 0 \rightarrow \text{WDT} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$	DT, postscaler,		Operation:
Status Affected:	TO, PD			Status Affected:
Encoding:	0000	0000 00	00 0011	Encoding:
Description:	cleared. T is set. Wat postscaler The proce	r-Down status he Time-out st chdog Timer a are cleared. ssor is put into scillator stoppe	atus bit (TO) and its o Sleep mode	Description:
Words:	1			
Cycles:	1			Words:
Q Cycle Activity:				
Q1	Q2	Q3	Q4	Cycles:
Decode	No operation	Process Data	Go to Sleep	Q Cycle Activity: Q1
Example:	SLEEP			Decode
Before Instruct				Example 1:
TO =	?			Before Instruction
PD =	?			REG = W =
After Instructio	on 1†			C =
$\frac{10}{PD} =$	0			After Instruction REG =
† If WDT causes	wake-up, this b	oit is cleared.		W =
				C = Z =
				N =
				Example 2:
				Before Instruction
				REG =
				W =
				C = After Instruction
				REG =
				W =
				C = Z =
				N =
				Example 3:
				Before Instructio
				REG = W =
				C =
				After Instruction
				REG = W =
				C =

[label] SUBFWB f [,d [,a]] $0 \leq f \leq 255$ $d\,\in\,[0,1]$ $a \, \in \, [0,1]$ $(W) - (f) - (\overline{C}) \rightarrow dest$ N, OV, C, DC, Z 0101 01da ffff ffff Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). 1 1 Q2 Q3 Q4 Read Process Write to register 'f' Data destination SUBFWB REG ion 0x03 = = 0x02 = 0x01 n = 0xFF 0x02 = 0x00 = = 0x00 = 0x01 ; result is negative SUBFWB REG, 0, 0 ion = 2 = 5 = 1 n 2 = 3 = = 1 = 0 = 0 ; result is positive SUBFWB REG, 1, 0 ion = 1 = 2 = 0 n = 0 2 = = 1 С Ζ ; result is zero = 1

Subtract f from W with Borrow

k ≤ 25 (W) → DV, C, 000 s subtr	W	k					
(W) → DV, C, 000 s subtr	W						
DV, C, 000 s subtr			$Operands: \qquad 0 \le k \le 255$				
000 s subtr							
000 s subtr	N, OV, C, DC, Z						
s subtr	1000	kkk	k	kkkk			
	W is subtracted from the 8-bit						
literal 'k'. The result is placed in W.							
2	Q3			Q4			
ad	Proce		W	rite to			
l 'k'	Data	l		W			
LW	0x02						
	esult is po	neitiva					
,	could lo pe	011110					
LW	0x02						
,	esult is ze	ero					
LW	0x02						
	•		<i>,</i>				
	esult is ne	gative	!				
; re							
; re							
) ; re	FF ;(2's comple) ;result is ne)	FF ; (2's complement) ; result is negative	FF ;(2's complement) ; result is negative			

SUBWF	Subtra	Subtract W from f				
Syntax:	[label]	[<i>label</i>] SUBWF f [,d [,a]]				
Operands:		$0 \le f \le 255$				
	-	d ∈ [0,1] a ∈ [0,1]				
Operation:	(f) – (V	$(f)-(W) \to dest$				
Status Affected:	N, OV,	C, DC, Z				
Encoding:	0101	. 11da ff	ff ffff			
Description:	comple result is result is (defaul Bank w BSR va will be	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If = 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register "	Process f' Data	Write to destination			
Example 1:	SUBWF	REG				
Before Instruc	tion					
REG W	= 3 = 2					
C	= 2 = ?					
After Instruction						
REG W	= 1 = 2					
C	= 1	result is posit;	tive			
Z	= 0					
N	= 0					
Example 2:	SUBWF	REG, W				
Before Instruc REG	tion = 2					
W	= 2					
С	= ?					
After Instruction REG	on = 2					
W	= 2					
С	= 1	result is zero;				
Z N	= 1 = 0					
Example 3:	- U SUBWF	REG				
Before Instruc		-				
REG	= 0x01					
W	= 0x02	2				
C	= ?					
After Instruction REG	on = 0xFF	h ;(2's compler	ment)			
W	= 0x02	• •				
С	= 0x00	, 0	ative			
Z N	= 0x00 = 0x01					

SUE	WFB	Subtract	W from f wit	h Borrow	
Synta	ax:	[label] S	SUBWFB f[,d	[,a]]	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Oper	ation:	(f) – (W) –	$(\overline{C}) \rightarrow dest$		
Statu	s Affected:	N, OV, C, E	DC, Z		
Enco	ding:	0101	10da fff	f ffff	
Desc	ription:				
Word	ls:	1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	Write to destination	
Exan	nple 1:	SUBWFB	REG, 1, 0		
	Before Instruc	tion			
	REG	= 0x19	(0001 100		
	W C	= 0x0D = 0x01	(0000 110)1)	
	After Instructic REG W C Z		(0000 101 (0000 110		
	Ν	= 0x00	; result is po	ositive	
Exan	nple 2:	SUBWFB	REG, 0, 0		
	Before Instruc REG W C	= 0x1B = 0x1A = 0x00	(0001 101 (0001 101		
	After Instructic REG W C	on = 0x1B = 0x00 = 0x01	(0001 101	.1)	
	Z N	= 0x01 = 0x00	; result is ze	ro	
<u>Exan</u>	nple 3:	SUBWFB	REG, 1, 0		
	Before Instruc	tion			
	REG W	= 0x03 = 0x0E	(0000 001		
	C	= 0x0E = 0x01	(0000 110)1)	
	After Instruction REG		(1111 010 ; [2's comp]		
	W	= 0x0E	(0000 110		
	C	= 0x00			
	Z N	= 0x00 = 0x01	; result is ne	egative	

SWAPF	Swap f					
Syntax:	[label] S	SWAPF f[,d	[,a]]			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]				
Operation:	```	(f<3:0>) → dest<7:4>, (f<7:4>) → dest<3:0>				
Status Affected:	None					
Encoding:	0011	10da ff	ff fff			
Description:	'f' are excha is placed in placed in re the Access riding the B	anged. If 'd' is W. If 'd' is '1 gister 'f' (defa Bank will be SR value. If ' Il be selected				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:	SWAPF F	REG				
Before Instruction REG = 0x53						
After Instructio REG	n = 0x35					

TBL	RD	Table Rea	ad					
Synta	ax:	[label]	TBLR	D (*	; *+; *-;	+*)		
Oper	ands:	None						
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) → TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) → TABLAT, (TBLPTR) + 1 → TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) → TABLAT, (TBLPTR) - 1 → TBLPTR; if TBLRD +*, (TBLPTR) + 1 → TBLPTR, (Prog Mem (TBLPTR)) → TABLAT						
Statu	s Affected:	None					-	
Encc	oding:	0000	000	00	000	0	10ni nn = * =1 =2 =3	
Description:		This instruct of Program program m Pointer (TE The TBLPT each byte i has a 2-Mt TBLPTR[TBLPTR[TBLPTR[TBLPTR[The TBLRI of TBLPTR • no chan • post-incr • pre-incre	Mem emory BLPTF FR (a n the p oyte ac 0] = 0: 0] = 1: 0 instruction as for ge	y, a p () is 21-b prog ddre Lea Pro Mos Pro uctio illows	(P.M.). pointer of used. it pointer ram me ss rang ust Signi gram M st Signif gram M n can m	To a calle er) p mor e. ficar emo ican emo	ddress ed Table ooints to y. TBLF nt Byte c ory Word t Byte o ory Word	TR PTR of d f
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity	:						
	Q1	Q2			Q3	1	Q4	
	Decode	No operatio	n		No ration	c	No operatio	n
	No operation	No operati (Read Prog Memory	ram		No ration		o operati (Write TABLAT	

TBLRD Table Read (cont'd) Example 1: TBLRD *+ :

Example 1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT			=	0x55
TBLPTR			=	0x00A356
MEMORY(0x00A35	5)	=	0x34
After Instruction				
TABLAT			=	0x34
TBLPTR			=	0x00A357
Example 2:	TBLRD	+*	;	
Before Instruction	on			
TABLAT			=	0xAA
TBLPTR				
			=	0x01A357
MEMORY(0x01A35	7)	=	0x01A357 0x12
MEMORY(MEMORY(,	_	
· · · · · ·		,	=	0x12
MEMORY(,	=	0x12

TBLWT	Table Write					
Syntax:	[<i>label</i>] TBLWT (*; *+; *-; +*)					
Operands:	None					
Operation:	if TBLWT*, (TABLAT) \rightarrow Holding Register, TBLPTR – No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register, (TBLPTR) + 1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register, (TBLPTR) – 1 \rightarrow TBLPTR; if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR, (TABLAT) \rightarrow Holding Register					
Status Affected:	None					
Encoding:	0000 0000 11nn nn = 0 * =1 *+ =2 *- =3 +*					
Description:	This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: • no change • post-increment					

• post-increment

- post-decrement
- pre-increment

TBLWT Table Write (Continued)

Words:	1

Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	No operation	No operation	No operation
	No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register)
Example	<u>1:</u>	TBLWT *+;		
Befo	TABLAT TABLAT TBLPTR HOLDING RE (0x00A356)	= = EGISTER =	0x00A356	i
After	Instructions (TABLAT TBLPTR HOLDING RE (0x00A356)	=	0x55 0x00A357	
Example	<u>2:</u>	<pre>FBLWT +*;</pre>		
Befo	TABLAT TBLPTR HOLDING RE		0x01389A	
	(0x01389A) HOLDING RE (0x01389B)	= EGISTER =		
After	TINSTRUCTION (ta TABLAT TBLPTR HOLDING RE (0x01389A)	=	npletion) 0x34 0x01389B	
	(0x01389A) HOLDING RE (0x01389B)			

тѕт	FSZ	Test f, Sk	Test f, Skip if 0						
Synta	ax:	[<i>label</i>] T	STFSZ f[,a]						
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]							
Oper	ation:	skip if f = 0							
Statu	s Affected:	None							
Enco	ding:	0110	011a ff	ff ffff					
Desc	ription:	during the c is discarded making this is '0', the Ad overriding th	If 'f' = 0, the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per						
Word	s:	1							
Cycle									
QC	ycle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read register 'f'	Process Data	No operation					
lf sk	ip:								
	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
lf sk		d by 2-word in		.					
	Q1	Q2	Q3	Q4					
	No operation	No operation	No operation	No operation					
	No	No	No operation	No operation					
<u>Exan</u>	<u>nple:</u>	HERE T NZERO ZERO :	NZERO :						
	Before Instruc PC = Ado								
	After Instructio If CNT PC If CNT PC	on = 0xi = Ad ≠ 0xi	00, dress (ZERG	,					

XOF	RLW	Exclusiv	Exclusive OR Literal with W							
Synta	ax:	[label]	[<i>label</i>] XORLW k							
Oper	ands:	$0 \le k \le 25$	5							
Oper	ation:	(W) .XOR	$k \rightarrow W$							
Statu	s Affected:	N, Z								
Enco	ding:	0000	1010	kkkk	kkkk					
Desc	ription:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.							
Word	ls:	1	1							
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read literal 'k'	Proces Data		rite to W					
<u>Exan</u>	nple:	XORLW	0xAF							

Before Instruction W = 0xB5 After Instruction W = 0x1A

XORWF	Exclusive	Exclusive OR W with f							
Syntax:	[label])	KORWF f[,c	[,a]]						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]							
Operation:	(W) .XOR.	$(f) \rightarrow dest$							
Status Affected:	N, Z	N, Z							
Encoding:	0001	10da ff:	ff ffff						
Description:	register 'f'. in W. If 'd' is in the regis the Access riding the B	DR the content If 'd' is '0', the r s '1', the result ter 'f' (default). Bank will be s SR value. If 'a ill be selected (default).	result is stored is stored back If 'a' is '0', elected, over- ' is '1', then						
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process Data	Write to destination						
Example:	XORWE	REG							
Before Instruc REG W	= 0xAF = 0xB5								
After Instructio REG W	on = 0x1A = 0xB5								

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

24.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

24.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

24.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

24.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

24.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

24.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

25.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)


Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

Note 1: Power dissipation is calculated as follows:


Pdis = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOL x IOL)

2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







25.1 DC Characteristics: Supply Voltage PIC18F2331/2431/4331/4431 (Industrial, Extended) PIC18LF2331/2431/4331/4431 (Industrial)

PIC18LF2 (Indus	331/2431/4 trial)	331/4431	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrialStandard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
	31/2431/43 trial, Extend								
Param No.	Symbol Characteristic			Тур	Max	Units	Conditions		
	Vdd	Supply Voltage							
D001		PIC18LF2X31/4X31	2.0	_	5.5	V	HS, XT, RC and LP Oscillator mode		
		PIC18F2X31/4X31	4.2	—	5.5	V			
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V			
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	—	0.7	V	See section on Power-on Reset for details		
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See section on Power-on Reset for details		
		Date Co	odes fro	m 0401x	xx to 0	420xxx,	inclusive		
	VBOR	Brown-out Reset Voltage							
D005A		PIC18LF2X31/4X31	Indust	rial Low	Voltage	e (-40°C	to +85°C)		
		BORV1:BORV0 = 11	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 10	2.45	2.72	2.99	V			
		BORV1:BORV0 = 01	3.80	4.22	4.64	V			
		BORV1:BORV0 = 00	4.09	4.54	4.99	V			
D005B		PIC18F2X31/4X31	Indust	rial (-40°	C to +8	35°C)			
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	3.80	4.22	4.64	V	(Note 2)		
		BORV1:BORV0 = 00	4.09	4.54	4.99	V	(Note 2)		
D005C		PIC18F2X31/4X31	Extend	ded (-40°	°C to +	125°C)			
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	3.80	4.22	4.64	V	(Note 2)		
		BORV1:BORV0 = 00	4.09	4.54	4.99	V	(Note 2)		

 $\label{eq:Legend: Legend: Legend: Shading of rows is to assist in readability of the table.$

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: When BOR is on and BORV<1:0> = 0x, the device will operate correctly at 40 MHz for any VDD at which the BOR allows execution.

25.1 DC Characteristics: Supply Voltage PIC18F2331/2431/4331/4431 (Industrial, Extended) PIC18LF2331/2431/4331/4431 (Industrial) (Continued)

PIC18LF2 (Indust	331/2431/4 trial)	331/4431		ing temp			ons (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial		
	31/2431/43 trial, Extend			ing temp			ons (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial		
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
		Da	te Code	es from C)421xx	x and hig	gher		
VBOR Brown-out Reset Voltag									
D005D		PIC18LF2X31/4X31	Indust	rial Low	Voltage	e (-10°C	to +85°C)		
		BORV1:BORV0 = 11	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 10	2.50	2.72	2.94	V			
		BORV1:BORV0 = 01	3.88	4.22	4.56	V			
		BORV1:BORV0 = 00	4.18	4.54	4.90	V			
D005F		PIC18LF2X31/4X31	Indust	rial Low	Voltage	e (-40°C	to -10°C)		
		BORV1:BORV0 = 11	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 10	2.34	2.72	3.10	V			
		BORV1:BORV0 = 01	3.63	4.22	4.81	V			
		BORV1:BORV0 = 00	3.90	4.54	5.18	V			
D005G		PIC18F2X31/4X31	Industrial (-10°C to +85°C)						
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	3.88	4.22	4.56	V	(Note 2)		
		BORV1:BORV0 = 00	4.18	4.54	4.90	V	(Note 2)		
D005H		PIC18F2X31/4X31	Indust	rial (-40°	C to -1	0°C)			
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 00	3.90	4.54	5.18	V	(Note 2)		
D005J		PIC18F2X31/4X31	Extend	ded (-10°	C to +	85°C)			
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	3.88	4.22	4.56	V	(Note 2)		
		BORV1:BORV0 = 00	4.18	4.54	4.90	V	(Note 2)		
D005K		PIC18F2X31/4X31	Extend	ded (-40°	°C to -1	0°C, +8	5°C to +125°C)		
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 00	3.90	4.54	5.18	V	(Note 2)		

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: When BOR is on and BORV<1:0> = 0x, the device will operate correctly at 40 MHz for any VDD at which the BOR allows execution.

PIC18LF: (Indus	2331/2431/4331/4431 strial)		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
	331/2431/4331/4431 strial, Extended)	······································								
Param No.	Device	Тур	Max Units Conditions							
	Power-Down Current (IPD) ⁽¹⁾									
	PIC18LF2X31/4X31	0.1	0.5	μA	-40°C					
		0.1	0.5	μA	+25°C	VDD = 2.0V (Sleep mode)				
		0.2	1.9	μA	+85°C	(Oleep mode)				
	PIC18LF2X31/4X31	0.1	0.5	μA	-40°C					
		0.1	0.5	μA	+25°C	VDD = 3.0V (Sleep mode)				
		0.3	1.9	μA	+85°C					
	All devices	0.1	2.0	μA	-40°C					
		0.1	2.0	μA	+25°C	VDD = 5.0V (Sleep mode)				
		0.4	6.5	μA	+85°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2331/2431/4331/4431 (Industrial)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F2: (Indu:		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
Param No.	Device	Тур	Мах	Max Units Conditions								
	Supply Current (IDD) ^(2,3)											
	PIC18LF2X31/4X31	8	40	μA	-40°C							
		9	40	μA	+25°C	VDD = 2.0V						
		11	40	μA	+85°C							
	PIC18LF2X31/4X31	25	68	μA	-40°C		Fosc = 31 kHz					
		25	68	μA	+25°C	VDD = 3.0V	(RC_RUN mode,					
		20	68	μA	+85°C		Internal oscillator source)					
	All devices	55	180	μA	-40°C							
		55	180	μA	+25°C	VDD = 5.0V						
		50	180	μA	+85°C							
	PIC18LF2X31/4X31	140	220	μA	-40°C							
		145	220	μA	+25°C	VDD = 2.0V						
		155	220	μA	+85°C							
	PIC18LF2X31/4X31	215	330	μA	-40°C		Fosc = 1 MHz (RC_RUN mode,					
		225	330	μA	+25°C	VDD = 3.0V						
		235	330	μA	+85°C		Internal oscillator source)					
	All devices	385	550	μA	-40°C							
		390	550	μA	+25°C	VDD = 5.0V						
		405	550	μA	+85°C							
	PIC18LF2X31/4X31	410	600	μA	-40°C							
		425	600	μA	+25°C	VDD = 2.0V						
		435	600	μA	+85°C							
	PIC18LF2X31/4X31	650	900	μA	-40°C		Fosc = 4 MHz					
		670	900	μA	+25°C	VDD = 3.0V	(RC_RUN mode,					
		680	900	μA	+85°C		Internal oscillator source)					
	All devices	1.2	1.8	mA	-40°C							
		1.2	1.8	mA	+25°C	VDD = 5.0V						
		1.2	1.8	mA	+85°C							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2331/2431/4331/4431 (Industrial)				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F2: (Indu:											
Param No.	Device	Тур	Мах	Units		Condit	ions				
	Supply Current (IDD) ^(2,3)										
	PIC18LF2X31/4X31	4.7	8	μA	-40°C						
		5.0	8	μA	+25°C	VDD = 2.0V					
		5.8	11	μA	+85°C						
	PIC18LF2X31/4X31	7.0	11	μA	-40°C		Fosc = 31 kHz				
		7.8	11	μA	+25°C	VDD = 3.0V	(RC_IDLE mode,				
		8.7	15	μA	+85°C		Internal oscillator source)				
	All devices	12	16	μA	-40°C						
		14	16	μA	+25°C	VDD = 5.0V					
		14	22	μA	+85°C						
	PIC18LF2X31/4X31	75	150	μA	-40°C						
		85	150	μA	+25°C	VDD = 2.0V					
		95	150	μA	+85°C						
	PIC18LF2X31/4X31	110	180	μA	-40°C		Fosc = 1 MHz (RC_IDLE mode,				
		125	180	μA	+25°C	VDD = 3.0V					
		135	180	μA	+85°C		Internal oscillator source)				
	All devices	180	300	μA	-40°C						
		195	300	μA	+25°C	VDD = 5.0V					
		200	300	μA	+85°C						
	PIC18LF2X31/4X31	175	275	μA	-40°C						
		185	275	μA	+25°C	VDD = 2.0V					
		195	275	μA	+85°C						
	PIC18LF2X31/4X31	265	375	μA	-40°C		Fosc = 4 MHz				
		280	375	μA	+25°C	VDD = 3.0V	(RC_IDLE mode, Internal oscillator source)				
		300	375	μA	+85°C						
	All devices	475	800	μA	-40°C						
		500	800	μA	+25°C	VDD = 5.0V					
		505	800	μA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2331/2431/4331/4431 (Industrial) PIC18F2331/2431/4331/4431 (Industrial, Extended)				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Max	Max Units Conditions						
	Supply Current (IDD) ^(2,3)									
	PIC18LF2X31/4X31	150	250	μA	-40°C					
		150	250	μA	+25°C	VDD = 2.0V				
		160	250	μA	+85°C					
	PIC18LF2X31/4X31	340	350	μA	-40°C		Fosc = 1 MHz			
		300	350	μA	+25°C	VDD = 3.0V	(PRI_RUN,			
		280	350	μA	+85°C		EC oscillator)			
	All devices	0.72	1.0	mA	-40°C					
		0.63	1.0	mA	+25°C	VDD = 5.0V				
		0.57	1.0	mA	+85°C					
	PIC18LF2X31/4X31	440	600	μA	-40°C					
		450	600	μA	+25°C	VDD = 2.0V				
		460	600	μA	+85°C					
	PIC18LF2X31/4X31	0.80	1.0	mA	-40°C		Fosc = 4 MHz			
		0.78	1.0	mA	+25°C	VDD = 3.0V	(PRI_RUN,			
		0.77	1.0	mA	+85°C		EC oscillator)			
	All devices	1.6	2.0	mA	-40°C					
		1.5	2.0	mA	+25°C	VDD = 5.0V				
		1.5	2.0	mA	+85°C					
	All devices	9.5	12	mA	-40°C					
		9.7	12	mA	+25°C	VDD = 4.2V				
		9.9	12	mA	+85°C	F	Fosc = 40 MHz (PRI RUN ,			
	All devices	11.9	15	mA	-40°C		(PRI_RUN, EC oscillator)			
		12.1	15	mA	+25°C	VDD = 5.0V				
		12.3	15	mA	+85°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

	PIC18LF2331/2431/4331/4431 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
	331/2431/4331/4431 strial, Extended)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Max	Max Units Conditions								
Supply Current (IDD) ^(2,3)											
	PIC18LF2X31/4X31	35	50	μA	-40°C						
		35	50	μA	+25°C	VDD = 2.0V					
		35	60	μA	+85°C						
	PIC18LF2X31/4X31	55	80	μA	-40°C		Fosc = 1 MHz				
		50	80	μA	+25°C	VDD = 3.0V	(PRI_IDLE mode,				
		60	100	μA	+85°C		EC oscillator)				
	All devices	105	150	μA	-40°C						
		110	150	μA	+25°C	VDD = 5.0V					
		115	150	μA	+85°C						
	PIC18LF2X31/4X31	135	180	μA	-40°C						
		140	180	μA	+25°C	VDD = 2.0V					
		140	180	μA	+85°C						
	PIC18LF2X31/4X31	215	280	μA	-40°C		Fosc = 4 MHz				
		225	280	μA	+25°C	VDD = 3.0V	(PRI_IDLE mode,				
		230	280	μA	+85°C		EC oscillator)				
	All devices	410	525	μA	-40°C	_					
		420	525	μA	+25°C	VDD = 5.0V					
		430	525	μA	+85°C						
	All devices	3.2	4.1	mA	-40°C	4					
		3.2	4.1	mA	+25°C	VDD = 4.2 V					
		3.3	4.1	mA	+85°C		Fosc = 40 MHz (PRI_IDLE mode,				
	All devices	4.0	5.1	mA	-40°C		EC oscillator)				
		4.1	5.1	mA	+25°C	VDD = 5.0V					
		4.1	5.1	mA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2331/2431/4331/4431 (Industrial) PIC18F2331/2431/4331/4431 (Industrial, Extended)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Max	Units		Conditio	ns			
	Supply Current (IDD) ^(2,3)									
	PIC18LF2X31/4X31	5.1	9	μA	-10°C					
		5.8	9	μA	+25°C	VDD = 2.0V				
		7.9	11	μA	+70°C		Fosc = 32 kHz ⁽⁴⁾ (SEC_RUN mode, Timer1 as clock)			
	PIC18LF2X31/4X31	7.9	12	μA	-10°C					
		8.9	12	μA	+25°C	VDD = 3.0V				
		10.5	14	μA	+70°C					
	All devices	12.5	20	μA	-10°C					
		16.3	20	μA	+25°C	VDD = 5.0V				
		18.9	25	μA	+70°C					
	PIC18LF2X31/4X31	9.2	15	μA	-10°C					
		9.6	15	μA	+25°C	VDD = 2.0V				
		12.7	18	μA	+70°C					
	PIC18LF2X31/4X31	22.0	30	μA	-10°C		Fosc = 32 kHz ⁽⁴⁾			
		21.0	30	μA	+25°C	VDD = 3.0V	(SEC_IDLE mode,			
		20.0	35	μA	+70°C		Timer1 as clock)			
	All devices	30	80	μA	-10°C					
		45	80	μA	+25°C	VDD = 5.0V				
		45	85	μA	+70°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2 (Indus	2331/2431/4331/4431 strial)			i rd Oper	ating Conditions erature -40	(unless otherwise °C ≤ TA ≤ +85°C fo	
	331/2431/4331/4431 strial, Extended)			i rd Oper	ating Conditions erature -40	(unless otherwise $^{\circ}C \le TA \le +85^{\circ}C$ for	
Param No.	Device	Тур	Max	Units		Conditi	ions
	Module Differential Currer	nts (∆lw	⁄dt, ∆Ιво	R, ∆ILVD	, Δ IOSCB, Δ IAD)		
D022	Watchdog Timer	1.5	4.0	μA	-40°C		
(∆IWDT)		2.2	4.0	μA	+25°C	VDD = 2.0V	
		3.1	5.0	μA	+85°C		
		2.5	6.0	μA	-40°C		
		3.3	6.0	μA	+25°C	VDD = 3.0V	
		4.7	7.0	μA	+85°C		
		3.7	10.0	μA	-40°C		
		4.5	10.0	μA	+25°C	VDD = 5.0V	
		6.1	13.0	μA	+85°C		
D022A	Brown-out Reset	19	35.0	μA	-40°C to +85°C	VDD = 3.0V	
(Δ IBOR)		24	45.0	μA	-40°C to +85°C	VDD = 5.0V	
D022B	Low-Voltage Detect	8.5	25.0	μA	-40°C to +85°C	VDD = 2.0V	
$(\Delta ILVD)$		16	35.0	μA	-40°C to +85°C	VDD = 3.0V	
		20	45.0	μA	-40°C to +85°C	VDD = 5.0V	
D025	Timer1 Oscillator	1.7	3.5	μA	-40°C		
(Δ IOSCB)		1.8	3.5	μA	+25°C	VDD = 2.0V	32 kHz on Timer1 ⁽⁴⁾
		2.1	4.5	μA	+85°C		
		2.2	4.5	μA	-40°C		
		2.6	4.5	μA	+25°C	VDD = 3.0V	32 kHz on Timer1 ⁽⁴⁾
		2.8	5.5	μA	+85°C		
		3.0	6.0	μA	-40°C		
		3.3	6.0	μA	+25°C	VDD = 5.0V	32 kHz on Timer1 ⁽⁴⁾
		3.6	7.0	μA	+85°C		
D026	A/D Converter	1.0	3.0	μA	-40°C to +85°C	VDD = 2.0V	
(Δ IAD)		1.0	4.0	μA	-40°C to +85°C	VDD = 3.0V	A/D on, not converting
		2.0	10.0	μA	-40°C to +85°C	VDD = 5.0V	

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

25.3 DC Characteristics: PIC18F2331/2431/4331/4431 (Industrial) PIC18LF2331/2431/4331/4431 (Industrial)

DC CHA	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions		
	VIL	Input Low Voltage						
		I/O Ports:						
D030		with TTL Buffer	Vss	0.15 VDD	V	VDD < 4.5V		
D030A			_	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D031		with Schmitt Trigger Buffer	Vss	0.2 VDD	V			
		RC3 and RC4	Vss	0.3 VDD	V			
D032		MCLR	Vss	0.2 VDD	V			
D032A		OSC1 and T1OSI	Vss	0.3 Vdd	V	LP, XT, HS, HSPLL modes ⁽¹⁾		
D033		OSC1	Vss	0.2 VDD	V	EC mode ⁽¹⁾		
	VIH	Input High Voltage						
		I/O Ports:						
D040		with TTL Buffer	0.25 VDD + 0.8V	Vdd	V	VDD < 4.5V		
D040A			2.0	Vdd	V	$4.5V \le V\text{DD} \le 5.5V$		
D041		with Schmitt Trigger Buffer	0.8 VDD	Vdd	V			
		RC3 and RC4	0.7 Vdd	Vdd	V			
D042		MCLR	0.8 Vdd	Vdd	V			
D042A		OSC1 and T1OSI	0.7 Vdd	Vdd	V	LP, XT, HS, HSPLL modes ⁽¹⁾		
D043		OSC1	0.8 VDD	Vdd	V	EC mode ⁽¹⁾		
	lı∟	Input Leakage Current ^(2,3)						
D060		I/O Ports	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
D061		MCLR		±1	μA	$Vss \le VPIN \le VDD$		
D063		OSC1	_	±1	μΑ	$Vss \le VPIN \le VDD$		
	IPU	Weak Pull-up Current			· · ·			
D070	IPURB	PORTB Weak Pull-up Current	50	400	μA	VDD = 5V, VPIN = VSS		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

25.3 DC Characteristics: PIC18F2331/2431/4331/4431 (Industrial) PIC18LF2331/2431/4331/4431 (Industrial) (Continued)

DC CHA	RACTE	RISTICS				unless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	Vol	Output Low Voltage				
D080		I/O Ports	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D083		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
	Vон	Output High Voltage ⁽³⁾				
D090		I/O Ports	Vdd - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D092		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C
D150	Vod	Open-Drain High Voltage		8.5	V	RA4 pin
		Capacitive Loading Specs on Output Pins				
D100 ⁽⁴⁾	Cosc2	OSC2 pin	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	50	pF	To meet the AC Timing Specifications
D102	Св	SCL, SDA	—	400	pF	I ² C [™] Specification

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

DC CHA	ARACTE	ERISTICS					unless otherwise stated) ≤ +85°C for industrial
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
		Internal Program Memory Programming Specifications ⁽¹⁾					
D110	Vpp	Voltage on MCLR/VPP pin	9.00	_	13.25	V	(Note 3)
D112	IPP	Current into MCLR/VPP pin	—	_	300	μA	
D113	IDDP	Supply Current during Programming	—	—	1	mA	
		Data EEPROM Memory					
D120	ED	Byte Endurance	100K	1M	—	E/W	-40°C to +85°C
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time	—	4	—	ms	
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	—	E/W	-40°C to +85°C
		Program Flash Memory					
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C
D131	Vpr	VDD for Read	Vmin	—	5.5	V	VMIN = Minimum operating voltage
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP™ port
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port
D132B	Vpew	VDD for Self-Timed Write	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D133	TIE	ICSP™ Block Erase Cycle Time	—	4	—	ms	VDD > 4.5V
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	_	_	ms	VDD > 4.5V
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms	
D134	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated

TABLE 25-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications are for programming the on-chip program memory through the use of Table Write instructions.

2: Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3: Required only if Low-Voltage Programming is disabled.






TABLE 25-2: LOW-VOLTAGE DETECT CHARACTERISTICS

	2331/2431 strial)	1/4331/4431			l Operati g tempera	•	•	lless otherwise stated) $s \leq +85^{\circ}$ C for industrial	
	331/2431/ strial, Exte	4331/4431 ended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Chara	cteristic	Min	Typ†	Max	Units	Conditions	
			Date Codes from 0401x	xx to 0420	xxx, inclu	sive			
D420A	Vlvd	LVD Voltage on VDD T	Industria	I Low Vol	tage (-40	°C to +85°	°C)		
		PIC18LF2X31/4X31	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0010	2.08	2.26	2.44	V		
			LVDL<3:0> = 0011	2.26	2.45	2.65	V		
			LVDL<3:0> = 0100	2.35	2.55	2.76	V		
			LVDL<3:0> = 0101	2.55	2.77	2.99	V		
			LVDL<3:0> = 0110	2.64	2.87	3.10	V		
			LVDL<3:0> = 0111	2.82	3.07	3.31	V		
			LVDL<3:0> = 1000	3.09	3.36	3.63	V		
			LVDL<3:0> = 1001	3.29	3.57	3.86	V		
			LVDL<3:0> = 1010	3.38	3.67	3.96	V		
			LVDL<3:0> = 1011	3.56	3.87	4.18	V		
			LVDL<3:0> = 1100	3.75	4.07	4.40	V		
			LVDL<3:0> = 1101	3.93	4.28	4.62	V		
			LVDL<3:0> = 1110	4.23	4.60	4.96	V		
D420B	Vlvd	LVD Voltage on VDD T	ransition High-to-Low	Industria	l (-40°C t	o +85°C)			
		PIC18F2X31/4X31	LVDL<3:0> = 1011	3.56	3.87	4.18	V		
			LVDL<3:0> = 1100	3.75	4.07	4.40	V		
			LVDL<3:0> = 1101	3.93	4.28	4.62	V		
			LVDL<3:0> = 1110	4.23	4.60	4.96	V		

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

TABLE 25-2: LOW-VOLTAGE DETECT CHARACTERISTICS (CONTINUED)

		/4331/4431	DETECT CHARAC	Standard	•	ng Cond	, litions (un	less otherwise stated) $\le +85^{\circ}$ C for industrial		
	331/2431 /4 strial, Exte	4331/4431 nded)			d Operati g tempera	ature	-40°C ≤ TA	less otherwise stated) $\leq +85^{\circ}$ C for industrial $\leq +125^{\circ}$ C for extended		
Param No.	Symbol	Charao	cteristic	Min	Тур†	Max	Units	Conditions		
D420C	Vlvd	LVD Voltage on VDD Transition High-to-Low			d (-40°C 1	to +125°(C)			
		PIC18F2X31/4X31	LVDL<3:0> = 1011	3.41	3.87	4.33	V			
			LVDL<3:0> = 1100	3.58	4.07	4.56	V			
			LVDL<3:0> = 1101	3.77	4.28	4.79	V			
			LVDL<3:0> = 1110	4.04	4.60	5.15	V			
			Date Codes from 0	0421xxx and higher						
D420D	Vlvd	LVD Voltage on VDD T	ransition High-to-Low	Industria	I Low Vol	tage (-10	°C to +85°	°C)		
		PIC18LF2X31/4X31	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved		
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved		
			LVDL<3:0> = 0010	2.08	2.26	2.44	V			
			LVDL<3:0> = 0011	2.26	2.45	2.65	V			
			LVDL<3:0> = 0100	2.35	2.55	2.76	V			
			LVDL<3:0> = 0101	2.55	2.77	2.99	V			
			LVDL<3:0> = 0110	2.64	2.87	3.10	V			
			LVDL<3:0> = 0111	2.82	3.07	3.31	V			
			LVDL<3:0> = 1000	3.09	3.36	3.63	V			
			LVDL<3:0> = 1001	3.29	3.57	3.86	V			
			LVDL<3:0> = 1010	3.38	3.67	3.96	V			
			LVDL<3:0> = 1011	3.56	3.87	4.18	V			
			LVDL<3:0> = 1100	3.75	4.07	4.40	V			
			LVDL<3:0> = 1101	3.93	4.28	4.62	V			
			LVDL<3:0> = 1110	4.23	4.60	4.96	V			
D420F	Vlvd	LVD Voltage on VDD T	ransition High-to-Low	Industria	I Low Vol	tage (-40	°C to -10°	C)		
		PIC18LF2X31/4X31	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved		
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved		
			LVDL<3:0> = 0010	1.99	2.26	2.53	V			
			LVDL<3:0> = 0011	2.16	2.45	2.75	V			
			LVDL<3:0> = 0100	2.25	2.55	2.86	V			
			LVDL<3:0> = 0101	2.43	2.77	3.10	V			
			LVDL<3:0> = 0110	2.53	2.87	3.21	V			
			LVDL<3:0> = 0111	2.70	3.07	3.43	V			
			LVDL<3:0> = 1000	2.96	3.36	3.77	V			
			LVDL<3:0> = 1001	3.14	3.57	4.00	V			
			LVDL<3:0> = 1010	3.23	3.67	4.11	V			
			LVDL<3:0> = 1011	3.41	3.87	4.34	V			
			LVDL<3:0> = 1100	3.58	4.07	4.56	V			
			LVDL<3:0> = 1101	3.76	4.28	4.79	V			
			LVDL<3:0> = 1110	4.04	4.60	5.15	V			

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

TABLE 25-2: LOW-VOLTAGE DETECT CHARACTERISTICS (CONTINUED)

	2331/2431 strial)	1/4331/4431		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
	331/2431/ strial, Exte	4331/4431 ended)		$\begin{tabular}{ c c c c } \hline Standard Operating Conditions (unless otherwise stated) \\ Operating temperature & -40^\circ C \le TA \le +85^\circ C \mbox{ for industrial} \\ -40^\circ C \le TA \le +125^\circ C \mbox{ for extended} \end{tabular}$						
Param No.	Symbol	Charao	cteristic	Min	Тур†	Max	Units	Conditions		
			Date Codes from 0	421xxx an	d higher					
D420G	Vlvd	LVD Voltage on VDD T	ransition High-to-Low	Industrial (-10°C to +85°C)						
		PIC18F2X31/4X31	LVDL<3:0> = 1101	3.93	4.28	4.62	V			
			LVDL<3:0> = 1110	4.23	4.60	4.96	V			
D420H	Vlvd	LVD Voltage on VDD T	Industrial (-40°C to -10°C)							
		PIC18F2X31/4X31	LVDL<3:0> = 1101	3.76	4.28	4.79	V	Reserved		
			LVDL<3:0> = 1110	4.04	4.60	5.15	V			
D420J	Vlvd	LVD Voltage on VDD T	ransition High-to-Low	Extended (-10°C to +85°C)						
		PIC18F2X31/4X31	LVDL<3:0> = 1101	3.94	4.28	4.62	V			
			LVDL<3:0> = 1110	4.23	4.60	4.96	V			
D420K	Vlvd	LVD Voltage on VDD T	ransition High-to-Low	Extended (-40°C to -10°C, +85°C to +125°C)						
		PIC18F2X31/4X31	LVDL<3:0> = 1101	3.77	4.28	4.79	V	Reserved		
			LVDL<3:0> = 1110	4.05	4.60	5.15	V			

Legend: Shading of rows is to assist in readability of the table.

+ Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

25.4 AC (Timing) Characteristics

25.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	S	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-Impedance)	V	Valid
L	Low	Z	High-Impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

25.4.2 TIMING CONDITIONS


The temperature and voltages specified in Table 25-3 apply to all timing specifications unless otherwise noted. Figure 25-4 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXX31" and "PIC18LFXX31" are used throughout this section to refer to the PIC18F2331/2431/4331/4431 and PIC18LF2331/2431/4331/4431 families of devices specifically, and only those devices.

TABLE 25-3: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

		Standard Operating Conditions (unless otherwise stated)
AC CHARAC	TERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial Operating voltage VDD range as described in DC spec Section 25.1 and
		Section 25.3. LF parts operate for industrial temperatures only.

FIGURE 25-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



25.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 25-5: EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)




TABLE 25-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC, ECIO
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC osc
			0.1	4	MHz	XT osc
			4	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			5	200	kHz	LP Osc mode
1	Tosc	External CLKI Period ⁽¹⁾	25	_	ns	EC, ECIO
		Oscillator Period ⁽¹⁾	250	—	ns	RC osc
			250	10,000	ns	XT osc
			25 100	250 250	ns ns	HS osc HS + PLL osc
			25	—	μS	LP osc
2	Тсү	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30		ns	XT osc
	TosH	High or Low Time	2.5	—	μS	LP osc
			10	_	ns	HS osc
4	TosR,	External Clock in (OSC1)	_	20	ns	XT osc
	TosF	Rise or Fall Time	_	50	ns	LP osc
			_	7.5	ns	HS osc

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

			- (
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
F10	Fosc	Oscillator Frequency Range	4	—	10	MHz	HS mode only		
F11	Fsys	On-Chip VCO System Frequency	16	—	40	MHz	HS mode only		
F12	TPLL	PLL Start-up Time (Lock Time)	—	—	2	ms			
F13	ΔCLK	CLKO Stability (Jitter)	-2	_	+2	%			

TABLE 25-5: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 25-6: INTERNAL RC ACCURACY: PIC18F2331/2431/4331/4431 (INDUSTRIAL) PIC18LF2331/2431/4331/4431 (INDUSTRIAL) PIC18LF2331/2431/4331/4431 (INDUSTRIAL)


	F2331/2431/4331/4431 ustrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
-	2331/2431/4331/4431 ustrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Min	Тур	Мах	Units	Conditions				
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz ⁽¹⁾									
F2	PIC18LF2331/2431/4331/4431	-15	+/-5	+15	%	25°C	VDD = 3.0V			
F3	All devices	-15	+/-5	+15	%	25°C	VDD = 5.0V			
	INTRC Accuracy @ Freq = 31 I	(Hz ⁽²⁾								
F5	PIC18LF2331/2431/4331/4431	26.562		35.938	kHz	25°C	VDD = 3.0V			
F6	All devices	26.562		35.938	kHz	25°C	VDD = 5.0V			
	INTRC Stability ⁽³⁾			•						
F8	PIC18LF2331/2431/4331/4431	TBD	1	TBD	%	25°C	VDD = 3.0V			
F9	All devices	TBD	1	TBD	%	25°C	VDD = 5.0V			

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

3: Change of INTRC frequency as VDD changes.



Param No.	Symbol	Characteristic		Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 \uparrow to CLKO \downarrow			75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑		—	75	200	ns	(Note 1)
12	TckR	CLKO Rise Time		—	35	100	ns	(Note 1)
13	TckF	CLKO Fall Time	—	35	100	ns	(Note 1)	
14	TckL2ioV	CLKO \downarrow to Port Out Valid	—		0.5 Tcy + 20	ns	(Note 1)	
15	TioV2ckH	Port In Valid before CLK	0.25 TCY + 25		—	ns	(Note 1)	
16	TckH2iol	Port In Hold after CLKO	0		—	ns	(Note 1)	
17	TosH2ioV	OSC1 ↑ (Q1 cycle) to Po	—	50	150	ns		
18	TosH2iol	OSC1 ↑ (Q2 cycle) to	PIC18FXX31	100		—	ns	
18A		Port Input Invalid (I/O in hold time)	PIC18LFXX31	200	_	—	ns	
19	TioV2osH	Port Input Valid to OSC1 ↑ (I/O in setup time)		0	_	—	ns	
20	TioR	Port Output Rise Time	PIC18FXX31	—	10	25	ns	
20A			PIC18LFXX31	—		60	ns	
21	TioF	Port Output Fall Time	PIC18FXX31	—	10	25	ns	
21A			PIC18LFXX31	—		60	ns	
22†	TINP	INTx Pin High or Low Tin	Тсү		—	ns		
23†	Trbp	RB7:RB4 Change INTx H	Тсү		_	ns		
24†	TRCP	RB7:RB4 Change INTx H	20			ns		

† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




FIGURE 25-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 25-8: BROWN-OUT RESET TIMING





TABLE 25-8:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
30 -	TmcL	MCLR Pulse Width (low)	2	_	_	μS	
31 ⁻		Watchdog Timer Time-out Period (no postscaler)	—	4.00	TBD	ms	
32 -	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33 -	TPWRT	Power-up Timer Period	—	65.5	TBD	ms	
34 -		I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	2	Ι	μS	
35 -	TBOR	Brown-out Reset Pulse Width	200	_		μS	$VDD \le BVDD$ (see D005)
36 -	Tivrst	Time for Internal Reference Voltage to become Stable	—	20	50	μS	
37 -	Tlvd	Low-Voltage Detect Pulse Width	200	_		μS	$V\text{DD} \leq V\text{LVD}$

Legend: TBD = To Be Determined

FIGURE 25-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Characteristic		Min	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width		No prescaler	0.5 Tcy + 20		ns	
				With prescaler	10	_	ns	
41	Tt0L	T0CKI Low F	Pulse Width	No prescaler	0.5 TCY + 20	_	ns	
				With prescaler	10	_	ns	
42	Tt0P	T0CKI Period		No prescaler	Tcy + 10		ns	
				With prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N		ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T1CKI High Time	Synchronous, no prescaler		0.5 TCY + 20	_	ns	
			Synchronous, with prescaler	PIC18FXX31	10	_	ns	
				PIC18LFXX31	25	_	ns	
			Asynchronous	PIC18FXX31	30	_	ns	
				PIC18LFXX31	50	_	ns	
46	Tt1L	T1CKI Low Time	Synchronous, no prescaler		0.5 TCY + 5	_	ns	
			Synchronous, with prescaler	PIC18FXX31	10	_	ns	
				PIC18LFXX31	25	_	ns	
			Asynchronous	PIC18FXX31	30	_	ns	
				PIC18LFXX31	TBD	TBD	ns	
47	Tt1P	T1CKI Input Period	Synchronous		Greater of: 20 ns or <u>Tcy + 40</u> N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60		ns	
	Ft1	T1CKI Oscill	lator Input Frequency Range		DC	50	kHz	
48	Tcke2tmrl	Delay from External T1CKI Clock Edge to Timer Increment			2 Tosc	7 Tosc		

TABLE 25-9:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

Legend: TBD = To Be Determined

FIGURE 25-10: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)




TABLE 25-10: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	с	haracteristic		Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescale	er	0.5 Tcy + 20		ns	
		Time	With	PIC18FXX31	10		ns	
			prescaler	PIC18LFXX31	20	_	ns	
51	ТссН	CCPx Input High	No prescale	er	0.5 Tcy + 20	_	ns	
		Time	With	PIC18FXX31	10	_	ns	
			prescaler	PIC18LFXX31	20	_	ns	
52	TccP	CCPx Input Peric	od		<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fal	l Time	PIC18FXX31	_	25	ns	
				PIC18LFXX31	_	45	ns	
54	TccF	CCPx Output Fal	l Time	PIC18FXX31	—	25	ns	
				PIC18LFXX31	_	45	ns	




FIGURE 25-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

Param No.	Symbol	Characteristi	c	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input	or SCK ↑ Input		—	ns	
71	TscH	SCK Input High Time	n Time Continuous			ns	
71A		(Slave mode)	Single byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single byte	40		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	etup Time of SDI Data Input to SCK Edge			ns	
73A	Тв2в	Last Clock Edge of Byte 1 to th of Byte 2	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2			ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100	_	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXX31	—	25	ns	
			PIC18LFXX31	—	45	ns	
76	TdoF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX31	—	25	ns	
		(Master mode)	pde) PIC18LFXX31		45	ns	
79	TscF	SCK Output Fall Time (Master	all Time (Master mode)		25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXX31	—	50	ns	
	TscL2doV	SCK Edge	PIC18LFXX31	—	100	ns	

TABLE 25-11: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Note 1: Requires the use of Parameter 73A.




FIGURE 25-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 25-12: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	ic	Min	Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single byte	40	—	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	Setup Time of SDI Data Input to SCK Edge		—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to th of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input t	Hold Time of SDI Data Input to SCK Edge		—	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXX31	—	25	ns	
			PIC18LFXX31		45	ns	
76	TdoF	SDO Data Output Fall Time	·	—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX31	_	25	ns	
		(Master mode)	PIC18LFXX31		45	ns	
79	TscF	SCK Output Fall Time (Maste	r mode)	_	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXX31	—	50	ns	
	TscL2doV	SCK Edge	CK Edge PIC18LFXX31		100	ns	
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to SO	CK Edge	Тсү	—	ns	

Note 1: Requires the use of Parameter 73A.




TABLE 25-13:	EXAMPLE SPI MODE REQUIREMENTS	(SLAVE MODE, CKE = 0)
		(OLAVE mODE, ONE - 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input	SCK ↑ Input			ns	
71	TscH	SCK Input High Time	ime Continuous			ns	
71A		(Slave mode)	Single byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Ec	100		ns		
73A	Тв2в	Last Clock Edge of Byte 1 to the First Cloc	1.5 Tcy + 40		ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edg	old Time of SDI Data Input to SCK Edge			ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXX31		25	ns	
			PIC18LFXX31		45	ns	
76	TdoF	SDO Data Output Fall Time		_	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	PIC18FXX31		25	ns	
			PIC18LFXX31		45	ns	
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK Edge	PIC18FXX31	—	50	ns	
	TscL2doV		PIC18LFXX31		100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter 73A.




TABLE 25-14: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic		Min	Мах	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SS}}\downarrow$ to SCK \downarrow or SCK \uparrow Input	SCK ↑ Input			ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Slave mode) Single byte		—	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First C	Clock Edge of Byte 2	1.5 Tcy + 40	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK	100	-	ns		
75	TdoR	SDO Data Output Rise Time	PIC18FXX31	—	25	ns	
		PIC18LFXX3			45	ns	
76	TdoF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedance	e	10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXX31		25	ns	
		(Master mode)	PIC18LFXX31		45	ns	
79	TscF	SCK Output Fall Time (Master mode)		25	ns	
80		SDO Data Output Valid after SCK	PIC18FXX31	—	50	ns	
	TscL2doV	Edge	PIC18LFXX31	—	100	ns	
82	TssL2doV	SDO Data Output Valid after $\overline{\mathrm{SS}}\downarrow$	PIC18FXX31	_	50	ns	
		Edge	PIC18LFXX31	—	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge	·	1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter 73A.





TABLE 25-15: 12	² C [™] BUS START/STOP BITS REQUIREMENTS (\$	SLAVE MODE)
-----------------	--	-------------

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	4700	_	ns	Only relevant for repeated	
		Setup Time	400 kHz mode	600	—		Start condition	
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first	
		Hold Time	400 kHz mode	600	_		clock pulse is generated	
92	Tsu:sto	Stop Condition	100 kHz mode	4000	—	ns		
		Setup Time	400 kHz mode	600	_			
93	THD:STO	Stop Condition	100 kHz mode	4700	_	ns		
		Hold Time	400 kHz mode	600	_			

FIGURE 25-16: I²C[™] BUS DATA TIMING



Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μS	PIC18FXX31 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	PIC18FXX31 must operate at a minimum of 10 MHz
			SSP module	1.5 TCY	_		
101	TLOW	OW Clock Low Time	100 kHz mode	4.7	_	μs	PIC18FXX31 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	PIC18FXX31 must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	—		
102	TR	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	_	300	ns	
		Time	400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup	100 kHz mode	4.7	—	μS	Only relevant for Repeated
		Time	400 kHz mode	0.6	—	μs	Start condition
91	THD:STA	Start Condition Hold	100 kHz mode	4.0		μS	After this period, the first clock
		Time	400 kHz mode	0.6	—	μS	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup	100 kHz mode	250		ns	(Note 2)
		Time	400 kHz mode	100	—	ns	
92	TSU:STO	Stop Condition Setup	100 kHz mode	4.7	—	μS	
		Time	400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid From	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode		—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
D102	Св	Bus Capacitive Loadin	g	—	400	pF	

TABLE 25-16: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification) before the SCL line is released.







TABLE 25-17: \$	SSP I ² C [™] BUS START/STOP BITS REQUIREMENTS
-----------------	--

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start condition	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_			
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is generated	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—			
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)				
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	1		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_			

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

FIGURE 25-18: SSP I²C™ BUS DATA TIMING



Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	Tr	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
103	TF	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	100	ns	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for Repeated Start condition
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	After this period, the first
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
106	THD:DAT	Data Input	100 kHz mode	0	_	ns	
		Hold Time	400 kHz mode	0	0.9	ms	
			1 MHz mode ⁽¹⁾	TBD	—	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 2)
		Setup Time	400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	TBD	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
109	ΤΑΑ	Output Valid	100 kHz mode		3500	ns	
		from Clock	400 kHz mode	_	1000	ns	1
			1 MHz mode ⁽¹⁾	_	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	—	ms	before a new transmission
			1 MHz mode ⁽¹⁾	TBD	_	ms	can start
D102	Св	Bus Capacitive Lo	bading	—	400	pF	

TABLE 25-18:	SSP I ² C [™] BUS DATA REQUIREMENTS
--------------	---

Legend: TBD = To Be Determined

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

^{2:} A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode) before the SCL line is released.




TABLE 25-19: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Мах	Units	Conditions
120		SYNC XMIT (MASTER & SLAVE)					
		Clock High to Data Out Valid	PIC18FXX31	—	40	ns	
			PIC18LFXX31	_	100	ns	
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18FXX31	_	20	ns	
		(Master mode)	PIC18LFXX31	—	50	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18FXX31	_	20	ns	
			PIC18LFXX31	_	50	ns	

FIGURE 25-20: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 25-20: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data Hold before $CK \downarrow$ (DT hold time)	10		ns	
126	TckL2dtl	Data Hold after CK \downarrow (DT hold time)	15	_	ns	

TABLE 25-21:A/D CONVERTER CHARACTERISTICS: PIC18F2331/2431/4331/4431 (INDUSTRIAL)PIC18LF2331/2431/4431 (INDUSTRIAL)

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
Device S	upply						•
	AVdd	Analog VDD Supply	Vdd - 0.3	_	VDD + 0.3	V	
	AVss	Analog Vss Supply	Vss – 0.3		Vss + 0.3	V	
	IAD	Module Current	_	500		μA	VDD = 5V
		(during conversion)	—	250	—	μA	VDD = 2.5V
	Iado	Module Current Off	—	—	1.0	μA	
AC Timin	ig Paramet	ers					
A10	Fthr	Throughput Rate	_	_	200 75	ksps ksps	VDD = 5V, single channel VDD < 3V, single channel
A11	TAD	A/D Clock Period	385 1000		20,000 20,000	ns ns	VDD = 5V VDD = 3V
A12	TRC	A/D Internal RC Oscillator Period	_	500	1500	ns	PIC18F parts
			—	750	2250	ns	PIC18LF parts
			—	10000	20000	ns	AVDD < 3.0V
A13	TCNV	Conversion Time ⁽¹⁾	12	12	12	TAD	
A14	TACQ	Acquisition Time ⁽²⁾	2 ⁽²⁾	_	—	TAD	
A16	Ттс	Conversion Start from External	1/4 Tcy		_		
Referenc	e Inputs						
A20	Vref	Reference Voltage for 10-Bit	1.5	—	AVDD – AVSS	V	$V \text{DD} \geq 3 V$
		Resolution (VREF+ – VREF-)	1.8		AVDD – AVSS	V	Vdd < 3V
A21	Vrefh	Reference Voltage High (AVDD or VREF+)	1.5V	_	AVDD	V	$VDD \ge 3V$
A22	Vrefl	Reference Voltage Low (AVss or VREF-)	AVss		VREFH – 1.5V	V	
A23	IREF	Reference Current	_	150 μA 75 μA	_		VDD = 5V VDD = 2.5V
Analog Ir	nput Chara	cteristics					
A26	Vain	Input Voltage ⁽³⁾	AVss - 0.3	_	AVDD + 0.3	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	2.5	kΩ	
A31	ZCHIN	Analog Channel Input Impedance	_		10.0	kΩ	VDD = 3.0 V
DC Perfo		5					
A41	NR	Resolution		10 bits		_	
A42	EIL	Integral Nonlinearity	—	_	<±1	LSb	$\begin{array}{l} VDD \geq 3.0V \\ VREFH \geq 3.0V \end{array}$
A43	EIL	Differential Nonlinearity			<±1	LSb	$VDD \ge 3.0V$ VREFH \ge 3.0V
A45	EOFF	Offset Error	—	±0.5	<±1.5	LSb	$\begin{array}{l} VDD \geq 3.0V \\ VREFH \geq 3.0V \end{array}$
A46	Ega	Gain Error	—	±0.5	<±1.5	LSb	$\begin{array}{l} VDD \geq 3.0V \\ VREFH \geq 3.0V \end{array}$
A47	—	Monotonicity ⁽⁴⁾		guarantee	ed .	—	$\begin{array}{l} VDD \geq 3.0V \\ VREFH \geq 3.0V \end{array}$

Note 1: Conversion time does not include acquisition time. See Section 20.0 "10-Bit High-Speed Analog-to-Digital Converter (A/D) Module" for a full discussion of acquisition time requirements.

2: In Sequential modes, TACQ should be 12 TAD or greater.

3: For VDD < 2.7V and temperature below 0°C, VAIN should be limited to range < VDD/2.

4: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

NOTES:

26.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

NOTES:

27.0 PACKAGING INFORMATION

27.1 Package Marking Information

28-Lead SPDIP (Skinny PDIP)



28-Lead SOIC



Example



Example



28-Lead QFN



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

27.1 Package Marking Information (Continued)

40-Lead PDIP

44-Lead TQFP





Example





44-Lead QFN



Example




27.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES			
Dime	Dimension Limits		NOM	MAX
Number of Pins	N		28	•
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units	MILLIMETERS		
Dimens	ion Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	А	_	_	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	_	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle Top	¢	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	•
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	•
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	-

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
	Dimension Limits		NOM	MAX	
Number of Pins	N		40	•	
Pitch	e		.100 BSC		
Top to Seating Plane	A	-	-	.250	
Molded Package Thickness	A2	.125	-	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.590	-	.625	
Molded Package Width	E1	.485	-	.580	
Overall Length	D	1.980	-	2.095	
Tip to Seating Plane	L	.115	-	.200	
Lead Thickness	С	.008	-	.015	
Upper Lead Width	b1	.030	-	.070	
Lower Lead Width	b	.014	-	.023	
Overall Row Spacing §	eB	-	-	.700	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	e		0.80 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B


44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





BOTTOM VIEW



	Units	MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

APPENDIX A: REVISION HISTORY

Revision A (June 2003)

Original data sheet for PIC18F2331/2431/4331/4431 devices.

Revision B (December 2003)

The Electrical Specifications in **Section 25.0 "Electrical Characteristics"** have been updated and there have been minor corrections to the data sheet text.

Revision C (June 2007)

The data sheet has been updated with all known Data Sheet Errata items and there have been minor corrections made to the data sheet text. Also, the packaging diagrams have been updated in Section 27.0 "Packaging Information".

TABLE B-1: DEVICE DIFFERENCES

Features	PIC18F2331	PIC18F2431	PIC18F4331	PIC18F4431
Program Memory (Bytes)	4096	8192	4096	8192
Program Memory (Instructions)	2048	4096	2048	4096
Interrupt Sources	22	22	34	34
I/O Ports	Ports A, B, C, D, E	Ports A, B, C, D, E	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	2	2	2	2
Enhanced Capture/Compare/ PWM Modules	1	1	1	1
10-Bit Analog-to-Digital Module	5 Input Channels	5 Input Channels	9 Input Channels	9 Input Channels
Packages	28-Pin SPDIP 28-Pin SOIC 28-Pin QFN	28-Pin SPDIP 28-Pin SOIC 28-Pin QFN	40-Pin PDIP 44-Pin TQFP 44-Pin QFN	40-Pin PDIP 44-Pin TQFP 44-Pin QFN

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to an enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18F442." The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available on Microchip's web site; www.Microchip.com.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18FXXX Migration."

This Application Note is available on Microchip's web site; www.Microchip.com.

NOTES:

INDEX

Α	
A/D	245
Acquisition Requirements	
Associated Registers	
Calculating the Minimum Required	
Acquisition Time	256
Configuring	
Configuring Analog Port Pins	
Conversions	
Converter Characteristics	
Operation in Power-Managed Modes	
-	
Result Buffer	200
Selecting and Configuring Automatic	057
Acquisition Time	
Selecting the Conversion Clock	
Special Event Trigger (CCP)	
Voltage References	
Absolute Maximum Ratings	
AC (Timing) Characteristics	352
Load Conditions for Device Timing	
Specifications	353
Parameter Symbology	
Temperature and Voltage Specifications	353
Timing Conditions	353
Access Bank	72
ACK Pulse	221
ADDLW	295
ADDWF	295
ADDWFC	296
Analog-to-Digital Converter. See A/D.	
ANDLW	296
ANDWF	297
ANDWF	297
Application Notes	297
Application Notes AN578 (Use of the SSP Module in the I ² C	
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment)	
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler	213
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler	213 332
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character	213 332
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler	213 332
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character	213 332 237
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character	213 332 237 72
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC	213 332 237 72 297
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BCF	213 332 237 72 297 298
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BCF BF Bit	213 332 237 72 297 298
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BCF BF Bit Block Diagrams	213 332 237 72 297 298 214
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character BC Bank Select Register (BSR) BC BCF BF Bit Block Diagrams A/D	213 332 237 72 297 298 214 252
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character BE Bank Select Register (BSR) BC BCF BF Bit Block Diagrams A/D Analog Input Model	213 332 237 72 297 298 214 252 256
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character BC Bank Select Register (BSR) BC BC BC BC BC BC BC BC BC BC BC BC BC	213 332 237 72 297 298 214 252 256 154
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character BE Bank Select Register (BSR) BC BCF BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation	213 332 237 72 297 298 214 252 256 154
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Be Bank Select Register (BSR) BC BCF BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One	213 332 237 72 297 298 214 252 256 154 155
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character BC BC BC BC BCF BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair	213 332 237 72 297 298 214 252 256 154 155 199
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Buther Select Register (BSR) BC BCF BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair EUSART Receive	213 332 237 72 297 298 214 252 256 154 155 199 235
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BC BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair EUSART Receive EUSART Transmit	213 332 237 72 297 298 214 252 256 154 155 199 235
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BC BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair EUSART Receive EUSART Transmit External Power-on Reset Circuit	213 332 237 72 297 298 214 252 256 154 155 199 235 233
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BCF BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair EUSART Receive EUSART Transmit External Power-on Reset Circuit (Slow VDD Power-up)	213 332 237 72 297 298 214 252 256 154 155 199 235 233 48
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character Bescheiden Strategister (BSR) BC BC BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair EUSART Receive EUSART Transmit External Power-on Reset Circuit (Slow VDD Power-up) Fail-Safe Clock Monitor	213 332 237 72 297 298 214 252 256 154 155 199 235 233 48 283
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BC BCF BC BCF BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair EUSART Receive EUSART Transmit External Power-on Reset Circuit (Slow VDD Power-up) Fail-Safe Clock Monitor Generic I/O Port	213 332 237 72 297 298 214 252 256 154 155 233 48 283 109
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BC BCF BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair EUSART Receive EUSART Transmit External Power-on Reset Circuit (Slow VDD Power-up) Fail-Safe Clock Monitor Generic I/O Port Input Capture for IC1	213 332 237 72 297 298 214 252 256 154 155 233 48 283 109 161
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character Auto-Wake-up on Sync Break Character Bank Select Register (BSR) BC BC BCF BF Bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Dead-Time Control Unit for One PWM Output Pair EUSART Receive EUSART Transmit External Power-on Reset Circuit (Slow VDD Power-up) Fail-Safe Clock Monitor Generic I/O Port Input Capture for IC1 Input Capture for IC2 and IC3	213 332 237 72 297 298 214 252 256 154 155 233 48 283 109 161 162
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BCF	213 332 237 72 297 298 214 252 256 154 155 199 235 233 48 283 109 161 162 94
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BCF	213 332 237 72 297 298 214 252 256 154 155 199 235 233 48 283 109 161 162 94 264
Application Notes AN578 (Use of the SSP Module in the I ² C Multi-Master Environment) Assembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) BC BCF	213 332 237 72 297 298 214 252 256 154 155 233 48 283 109 161 162 94 264 264

	On-Chip Reset Circuit	17
		47
	PIC18F2331/2431	
	PIC18F4331/4431	13
	PLL	24
	Power Control PWM Module	182
	PWM (Standard)	
	PWM I/O Pin	206
	PWM Module, One Output Pair,	
	Complementary Mode	183
	PWM Module, One Output Pair,	100
	Independent Mode	183
	PWM Time Base	185
	QEI	169
	RA0 Pin	
	RA1 Pin	
	RA3:RA2 Pins	110
	RA4 Pin	111
	RA5 Pin	
	RA6 Pin	
	RA7 Pin	112
	RB3:RB0 Pins	115
	RB4 Pin	
	RB5 Pin	
	RB7:RB6 Pins	118
	RC0 Pin	120
	RC1 Pin	
	RC2 Pin	121
	RC3 Pin	122
	RC4 Pin	
	RC5 Pin	
	RC6 Pin	123
	RC7 Pin	124
	RD0 Pin	
	RD1 Pin	
	RD2 Pin	128
	RD3 Pin	128
	RD4 Pin	
	RD5 Pin	127
	RD7:RD6 Pins	126
	Reads from Flash Program Memory	81
	RE2:RE0 Pins	
	RE3 Pin	
	SSP (I ² C Mode)	219
	SSP (SPI Mode)	216
	System Clock	
	Table Read Operation	77
	Table Write Operation	78
	Table Writes to Flash Program Memory	
	Timer0 in 16-Bit Mode	
	Timer0 in 8-Bit Mode	136
	Timer1	140
	Timer1 (16-Bit Read/Write Mode)	
	,	
	Timer2	
	Timer5	
	Velocity Measurement	175
	Watchdog Timer	
	-	
BN		298
BNC		299
BNN		299
	V	
		300
BOR	. See Brown-out Reset.	
BOV		303

BRA	
Brown-out Reset (BOR)	
BSF	
BTFSC	
BTFSS	
BTG	
BZ	

С

C Compilers	
MPLAB C18	
MPLAB C30	
CALL	304
Capture (CCP Module)	154
Associated Registers	156
CCP Pin Configuration	
CCPR1H:CCPR1L Registers	
Prescaler	
Software Interrupt	
Timer1 Mode Selection	
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture.	
CCP1	153
CCPR1H Register	
CCPR1L Register	
CCP2	
CCPR2H Register	
5	
CCPR2L Register	
Compare Mode. See Compare.	450
Timer Resources	
CKE Bit	
CKP Bit	
Clock Sources	
Effects of Power-Managed Modes	
Selection Using OSCCON Register	
Clocking Scheme/Instruction Cycle	
CLRF	
CLRWDT	
CLRWDT Code Examples	305
CLRWDT Code Examples Changing Between Capture Prescalers	305 154
CLRWDT Code Examples	305 154
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read	305 154 65 89
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value	305 154 65 89
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read	
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine	
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write	
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack	
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using	305 65 89 90 89 89 82
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing	305 65 89 90 89 89 82
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a	
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service	
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA	305 154 65 89 90 89 82 62 73 143 109
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB	305 154 65 89 90 89 82 62 62 73 143 143 14
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTC	305 154 65 89 90 89 82 62 73 143 143 109 114 120
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTD	305 154 65 89 90 89 82 62 73 143 143 143 120 126
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTD Initializing PORTE	305 154 65 89 90 89 62 62 73 143 143 109 114 120 126 131
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTD Initializing PORTD Initializing PORTE Reading a Flash Program Memory Word	305 154 65 89 90 89 62 62 73 143 143 109 114 120 126 131
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTB Initializing PORTD Initializing PORTE Reading a Flash Program Memory Word Saving STATUS, WREG and	305 154 65 89 90 89
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTB Initializing PORTD Initializing PORTD Initializing PORTE Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers in RAM	305 154 65 89 90 82 62 73 143 109 114 120 126 131 81 81
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers in RAM Writing to Flash Program Memory	305 154 65 89 90 82 62 73 143 109 144 120 126 131 81 81 81
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTB Initializing PORTC Initializing PORTD Initializing PORTE Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers in RAM Writing to Flash Program Memory	305 154 65 89 90 82 62 73 143 109 144 120 126 131 81 81 81 81
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack. How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTB Initializing PORTD Initializing PORTD Initializing PORTE Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers in RAM Writing to Flash Program Memory 16 x 16 Signed Multiply Routine 16 x 16 Unsigned Multiply Routine	
CLRWDT Code Examples Changing Between Capture Prescalers Computed GOTO Using an Offset Value Data EEPROM Read Data EEPROM Refresh Routine Data EEPROM Write Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect Addressing Implementing a Real-Time Clock Using a Timer1 Interrupt Service Initializing PORTA Initializing PORTB Initializing PORTB Initializing PORTC Initializing PORTD Initializing PORTE Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers in RAM Writing to Flash Program Memory	

Code Protection	269, 285
Associated Registers	285
Data EEPROM	288
Program Memory	286
COMF	306
Compare (CCP Module)	155
Associated Registers	156
CCP Pin Configuration	155
CCPR1 Register	155
CCPR2 Register	155
Software Interrupt Mode	155
Special Event Trigger	155
Timer1 Mode Selection	155
Computed GOTO	65
Configuration Bits	269
Configuration Register Protection	288
Control Registers	
EECON1 and EECON2	
Conversion Considerations	382
CPFSEQ	306
CPFSGT	307
CPFSLT	307
Crystal Oscillator/Ceramic Resonators	23
Customer Change Notification Service	393
Customer Notification Service	
Customer Support	393

D_

D/A Bit	214
Data EEPROM Memory	87
Associated Registers	90
EEADR Register	87
EECON1 and EECON2 Registers	87
Operation During Code-Protect	90
Protection Against Spurious Write	
Reading	89
Using	90
Write Verify	89
Writing	89
Data Memory	65
General Purpose Register File	65
Map for PIC18F2331/2431/4331/4431	66
Special Function Registers	67
DAW	308
DC and AC Characteristics	
Graphs and Tables	371
DC Characteristics	
Power-Down and Supply Current	
Supply Voltage	337
DCFSNZ	309
DECF	308
DECFSZ	
Development Support	331
Device Differences	381
Device Overview	9
Features (table)	11
New Core Features	9
Other Special Features	10
Direct Addressing	74
E	
-	
Edge Capture Mode	
Electrical Characteristics	335
Enhanced Universal Synchronous Asynchronous	

	ააა
nhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART)	223

Equations	
A/D Acquisition Time2	255
Conversion Time for Multi-Channel Modes2	
Minimum A/D Holding Capacitor	
Charging Time	255
PWM Period for Continuous Up/Down	
Count Mode	93
PWM Period for Free-Running Mode	
PWM Resolution1	
16 x 16 Signed Multiplication Algorithm	
16 x 16 Unsigned Multiplication Algorithm	
Errata	
EUSART	
Asynchronous Mode2	232
Associated Registers, Receive	236
Associated Registers, Transmit	234
Auto-Wake-up on Sync Break2	237
Receiver2	235
Receiving a Break Character	238
Setting Up 9-Bit Mode with	
Address Detect	235
Transmitter2	232
12-Bit Break Character Sequence	238
Baud Rate Generator (BRG)	227
Associated Registers2	228
Auto-Baud Rate Detect	231
Baud Rate Error, Calculating	228
Baud Rates, Asynchronous Modes	
High Baud Rate Select (BRGH Bit)2	227
Power-Managed Mode Operation2	227
Sampling2	227
Serial Port Enable (SPEN Bit)2	223
Synchronous Master Mode2	
Associated Registers, Receive2	
Associated Registers, Transmit	240
Reception2	241
Transmission2	239
Synchronous Slave Mode2	
Associated Registers, Receive	243
Associated Registers, Transmit2	
Reception2	
External Clock Input	25
F	

Fail-Safe Clock Monitor	269, 283
Exiting	
Interrupts in Power-Managed Modes	
POR or Wake From Sleep	
WDT During Oscillator Failure	
Fail-Safe Clock Monitor (FSCM)	
Fast Register Stack	62
Flash Program Memory	
Associated Registers	
Control Registers	78
Erase Sequence	
Erasing	
Operation During Code-Protect	
Reading	
TABLAT Register	
Table Pointer	
Boundaries Based on Operation	80
Table Pointer Boundaries	
Table Reads and Table Writes	77

Unexpected Termination of Write
Operation
Write Sequence 83
Write Verify 85
Writing83
FSCM. See Fail-Safe Clock Monitor.
G
-
GOTO
н
Hardware Multiplier
Introduction
Operation
Performance Comparison
HSPLL
1
I/O Ports
ID Locations
INCF
INCFSZ
In-Circuit Debugger
In-Circuit Serial Programming (ICSP) 269, 288
Independent PWM Mode 201
Duty Cycle Assignment 201
Indirect Addressing
INDF and FSR Registers73
Operation73
Indirect Addressing Operation74
Indirect File Operand 65
INFSNZ
Initialization Conditions for All Registers 50–55
Input Capture 161
Entering and Capture Timing 167
State Change 166
Time Base Reset Summary 168
Instruction Flow/Pipelining
Instruction Set
ADDLW
ADDWF
ADDWFC
ANDLW
ANDWF
BC
BCF
BN
BNC
BNN
BNOV
BOV
BRA
BSF
BTFSC
BTFSS
BTG
BZ
CALL
CLRF
CLRWDT
COMF
CPFSEQ
CPFSGT
CPFSLT

DCFSNZ	309
DECF	308
DECFSZ	309
General Format	
GOTO	310
INCF	310
INCFSZ	
INFSNZ	311
IORLW	
IORWF	
LFSR	
MOVF	
MOVFF	
MOVLB	
MOVLW	
MOVWF	
MULLW	
MULWF	
NEGF	
NOP	
POP PUSH	
RCALL	
Read-Modify-Write Operations	
RESET	
RETFIE	
RETLW	
RETURN	
RLCF	
RLNCF	
RRCF	
RRNCF	
SETF	
SLEEP	
SUBFWB	
SUBLW	325
SUBWF	325
SUBWFB	326
Summary	289
SWAPF	326
TBLRD	327
TBLWT	328
TSTFSZ	
XORLW	
XORWF	
Summary Table	292
INTCON Register	
RBIF Bit	
INTCON Registers	95
Inter-Integrated Circuit (I ² C). See I ² C Mode.	~ ~
Internal Oscillator Block	
Adjustment	
INTRO Output Ergguopov	
INTRC Output Frequency	20
OSCTUNE Register Internal RC Oscillator	20
Use with WDT	280
Internet Address	
Interrupt Sources	
Capture Complete (CCP)	
Interrupt-on-Change (RB7:RB4)	
INTx Pin	
PORTB, Interrupt-on-Change	
TMR0	
TMR0	
TMR2 to PR2 Match (PWM) 145,	

Interrupts	93
Context Saving, During	108
Interrupts, Enable Bits	
CCP1 Enable (CCP1IE Bit)	154
Interrupts, Flag Bits	
CCP1 Flag (CCP1IF Bit)	154
CCP1IF Flag (CCP1IF Bit)	
CCP2IF Flag (CCP2IF Bit)	155
Interrupt-on-Change (RB7:RB4)	
Flag (RBIF Bit)	114
INTOSC Frequency Drift	
INTOSC, INTRC. See Internal Oscillator Block.	
IORLW	312
IORWF	
IPR Registers	
I ² C Mode	
Operation	219
I ² C Mode (SSP)	
Addressing	220
Associated Registers	
Master Mode	
Mode Selection	
Multi-Master Mode	
Operation	
Reception	
Slave Mode	
SCL and SDA Pins	
Transmission	
L	
LFSR	313
Look-up Tables	65
Low-Voltage Detect	
Characteristics	
Effects of a Reset	267
	000

Operation	266
Current Consumption	267
Reference Voltage Set Point	267
Operation During Sleep	267
Low-Voltage ICSP Programming	288
LVD. See Low-Voltage Detect.	

Μ

Memory Organization	
Data Memory	
Program Memory	
Memory Programming Requirements	
Microchip Internet Web Site	393
Migration from Baseline to Enhanced Devices	382
Migration from High-End to Enhanced Devices	383
Migration from Mid-Range to	
Enhanced Devices	383
Motion Feedback Module (MFM)	159
Associated Registers	179
Summary of Features	159
MOVF	313
MOVFF	314
MOVLB	314
MOVLW	315
MOVWF	315
MPLAB ASM30 Assembler, Linker, Librarian	332
MPLAB ICD 2 In-Circuit Debugger	333
MPLAB ICE 2000 High-Performance	
Universal In-Circuit Emulator	333
MPLAB Integrated Development	
Environment Software	331

MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian	
MULLW	
MULWF	316
Ν	

NEGF	
NOP	

0

Opcode Field Descriptions	
Operation in Sleep Mode	
QEI	
3x Input Capture	
Oscillator Configuration	
EC	
ECIO	
HS	
HSPLL	
Internal Oscillator Block	
INTIO1	
INTIO2	
LP	
RC	
RCIO	
XT	
Oscillator Selection	
Oscillator Start-up Timer (OST)	
Oscillator Switching	
Oscillator Transitions	
Oscillator, Timer1	

Ρ

P (Stop) Bit	
Packaging Information	
Details	
Marking	
Period Measurement Mode	
PICSTART Plus Development Programmer	
PIE Registers	
Pin Functions	
MCLR/VPP/RE3	14, 17
OSC1/CLKI/RA7	14, 17
OSC2/CLKO/RA6	14, 17
RA0/AN0	14, 18
RA1/AN1	
RA2/AN2/VREF-/CAP1/INDX	14, 18
RA3/AN3/VREF+/CAP2/QEA	14, 18
RA4/AN4/CAP3/QEB	14, 18
RA5/AN5/LVDIN	18
RB0/PWM0	15, 19
RB1/PWM1	15, 19
RB2/PWM2	15, 19
RB3/PWM3	
RB4/KBIO/PWM5	
RB4/KBI0/PWM5	19
RB5/KBI1/PWM4/PGM	,
RB6/KBI2/PGC	15, 19
RB7/KBI3/PGD	-, -
RC0/T1OSO/T1CK <u>I</u>	
RC1/T1OSI/CCP2/FLTA	
RC2/CCP1/FLTB	
RC3/T0CKI/T5CKI/INT0	
RC4/INT1/SDI/SDA	,
RC5/INT2/SCK/SCL	16, 20

RC6/TX/CK/SS	16 20
RC7/RX/DT/SDO	,
RD0/T0CKI/T5CKI	
RD1/SDO	
RD2/SDI/SDA	21
RD3/SCK/SCL	
RD4/FLTA	
RD5/PWM4	
RD6/PWM6	
RD7/PWM7	
RE0/AN6	
RE1/AN7	
RE2/AN8	
VDD	- /
Vss	16, 22
Pinout I/O Descriptions	
PIC18F2331/2431	
PIC18F4331/4431	
PIR Registers	
5	
PLL Lock Time-out	
Pointer, FSRn	73
POP	
POR. See Power-on Reset.	
PORTA	
	110
Associated Registers	
LATA Register	109
PORTA Register	109
TRISA Register	109
PORTB	
Associated Registers	110
LATB Register	
PORTB Register	114
RB7:RB4 Interrupt-on-Change Flag	
(RBIF Bit)	
(RBIF Bit) TRISB Register	
(RBIF Bit) TRISB Register PORTC	114
(RBIF Bit) TRISB Register PORTC Associated Registers	114 125
(RBIF Bit) TRISB Register PORTC	114 125
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register	114 125 120
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register	114 125 120 120
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register	114 125 120 120
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD	114 125 120 120 120
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers	114 125 120 120 120 130
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register	114 125 120 120 120 130 136
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers	114 125 120 120 120 130 136
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register PORTD Register PORTD Register TRISD Register PORTE Associated Registers	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE ASSOCIATE Register PORTE Register PORTE Register	114 125 120 130
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register	114 125 120 130
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Register PORTE Register TRISE Register TRISE Register	114 125 120 130
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register TRISD Register PORTE Associated Registers LATE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register	114 125 120 126 126 126 126 126 126 123
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register POStscaler, WDT Assignment (PSA Bit)	114 125 120 126 126 126 126 126 126 126 126 133
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register TRISE Register TRISE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits)	114 125 120 126 126 126 126 126 126 123 131 131
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register POStscaler, WDT Assignment (PSA Bit) Rate Select (TOPS2:TOPS0 Bits) Power-Managed Modes	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register TRISE Register PORTE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (TOPS2:TOPS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register TRISE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (TOPS2:TOPS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register TRISE Register PORTE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (TOPS2:TOPS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register TRISE Register PORTE Register PORTE Register PORTE Register PORTE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (TOPS2:TOPS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register PORTE Register POStscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes Multiple Sleep Commands	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes Multiple Sleep Commands Run Modes	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register PORTE Register POStscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes Multiple Sleep Commands Run Modes Selecting	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register TRISE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes Multiple Sleep Commands Run Modes Sleep Mode	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register PORTE Register POStscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes Multiple Sleep Commands Run Modes Selecting	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register TRISE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes Multiple Sleep Commands Run Modes Sleep Mode	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register TRISC Register PORTD Associated Registers LATD Register PORTD Register PORTE Register PORTE Associated Registers LATE Register PORTE Register PORTE Register TRISE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes Multiple Sleep Commands Run Modes Selecting Sleep Mode Summary (table) Wake From	
(RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers LATD Register PORTD Register TRISD Register PORTE Associated Registers LATE Register PORTE Associated Registers LATE Register PORTE Register TRISE Register Postscaler, WDT Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) Power-Managed Modes Comparisons Between Run and Idle Modes Entering Idle Modes Multiple Sleep Commands Run Modes Sleep Mode Summary (table)	

Power-up Timer (PWRT)	
Prescaler, Timer0	
Assignment (PSA Bit)	
Rate Select (T0PS2:T0PS0 Bits)	
Prescaler, Timer2	
Program Counter	
PCL Register	
PCLATH Register	
PCLATU Register	62
Program Memory	
Instructions	
Two-Word	
Interrupt Vector	
Map and Stack	
PIC18F2331/4331	
PIC18F2431/4431	
Reset Vector	
Program Verification	
Pulse-Width Measurement Mode	
Pulse-Width Modulation. See PWM (CCP Modu	
PUSH	
PUSH and POP Instructions	61
PWM	014
Associated Registers	
Complementary Operation	
Control Registers	
Dead-Time Generators	
Fault Inputs	
Functionality	
Modes	100
Continuous Up/Down Count	
Free-Running	
Single-Shot	
Output and Polarity Control	
Output Override	
Single-Pulse Operation	
Special Event Trigger Time Base	
Update Lockout	
PWM (CCP Module)	
Associated Registers	158
CCPR1H:CCPR1L Registers	
Duty Cycle	
Example Frequencies/Resolutions	
Period	
PR2 Register, Writing	
Setup for PWM Operation	158
TMR2 to PR2 Match	
PWM Duty Cycle	
Center-Aligned	
Comparison	
Edge-Aligned	
Register Buffers	
Registers	
PWM Period	
PWM Time Base	
Interrupts	
Continuous Up/Down Count Mode	
Double Update Mode	
Free-Running Mode	
Single-Shot Mode	
Postscaler	
Prescaler	

Q

Q Clock 1	158
QEI	
and IC Shared Interrupts 1	78
Configuration 1	170
Direction of Rotation 1	71
Interrupts 1	172
Sampling Modes 1	171
Velocity Measurement 1	175
Quadrature Encoder Interface (QEI) 1	69
R	

F R

R/W Bit
RAM. See Data Memory.
RC Oscillator
RCIO Oscillator Mode 25
RCALL
RCON Register
Bit Status During Initialization 49
Bits and Positions 49
RCSTA Register
SPEN Bit
Reader Response
Registers
ADCHS (A/D Channel Select) 250
ADCON0 (A/D Control 0) 246
ADCON1 (A/D Control 1)247
ADCON2 (A/D Control 2)
ADCON3 (A/D Control 3)
ANSEL0 (Analog Select 0)
ANSEL1 (Analog Select 1)
BAUDCTL (Baud Rate Control)
CAPxCON (Input Capture x Control)
CCPxCON (CCPx Control)
CONFIG1H (Configuration 1 High)270
CONFIG2H (Configuration 2 High)
CONFIG2L (Configuration 2 Low)
CONFIG3H (Configuration 3 High)
CONFIG3L (Configuration 3 Low)
CONFIG4L (Configuration 4 Low)
CONFIG5H (Configuration 5 High)
CONFIG5L (Configuration 5 Low)
CONFIG6H (Configuration 6 High)
CONFIG6L (Configuration 6 Low)
CONFIG7H (Configuration 7 High)
CONFIG7L (Configuration 7 Low)
DEVID1 (Device ID 1)
DEVID2 (Device ID 2)
DFLTCON (Digital Filter Control)
DTCON (Dead-Time Control)
EECON1 (Flash Program/Data
EEPROM Control 1)
FLTCONFIG (Fault Configuration)
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)
INTCON2 (Interrupt Control 2)
IPR1 (Peripheral Interrupt Priority 1) 104 IPR2 (Peripheral Interrupt Priority 2)
IF NZ (Felipheral Interrupt Priority 2)
IPR3 (Peripheral Interrupt Priority 3)
OSCCON (Oscillator Control)
OSCTUNE (Oscillator Tuning)
OVDCOND (Output Override Control) 204

0)(000)(0, 1, 1, 0)-1-)	004
OVDCONS (Output State)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIE3 (Peripheral Interrupt Enable 3)	103
PIR1 (Peripheral Interrupt Request	
(Flag) 1)	
PIR2 (Peripheral Interrupt Request	
(Flag) 2)	
PIR3 (Peripheral Interrupt Request	
(Flag) 3)	100
PTCON0 (PWM Timer Control 0)	
PTCON1 (PWM Timer Control 1)	
PWMCON0 (PWM Control 0)	
PWMCON1 (PWM Control 1)	
QEICON (QEI Control)	
RCON (Reset Control)	
RCSTA (Receive Status and Control)	
SSPCON (SSP Control)	
SSPSTAT (SSP Status)	210
STATUS	
STATUS	
Summary	
TRISE	
TXSTA (Transmit Status and Control)	
TOCON (Timer0 Control)	
T1CON (Timer Control)	
T2CON (Timer Control)	
T5CON (Timer5 Control)	
,	
WDTCON (Watchdog Timer Control)	
RESET Reset	
Resets	
RETFIE	
RETLW	
RETURN Return Address Stack	
Return Stack Pointer (STKPTR)	
Revision History	
RLCF	
RRCF	
RRNCF	323

S

-	
S (Start) Bit	214
SCK	213
SCL	219
SDI	213
SDO	213
Serial Clock (SCK) Pin	213
Serial Data In (SDI) Pin	213
Serial Data Out (SDO) Pin	213
SETF	
Slave Select (SS) Pin	
SLEEP	324
Sleep	
OSC1 and OSC2 Pin States	31
Software Simulator (MPLAB SIM)	
Special Event Trigger (CAP1 Only)	168
Special Event Trigger. See Compare (CCP Module).	
Special Features of the CPU	269
Special Function Registers	
Мар	67

SPI Mode (SSP) 213	3
Associated Registers	3
Serial Clock	3
Serial Data In 213	3
Serial Data Out 213	3
Slave Select	3
<u>SS</u>	3
SSP	
Overview.	
TMR2 Output for Clock Shift 145, 146	3
SSPEN Bit 215	5
SSPM<3:0> Bits	5
SSPOV Bit	5
Stack Full/Underflow Resets	
SUBFWB	ł
SUBLW	5
SUBWF	5
SUBWFB	3
SWAPF	3
Synchronous Serial Port. See SSP	

Т

-			
ТАВІ	LAT Register		. 80
Table	e Pointer Operations (table)		. 80
	e Reads/Table Writes		
	PTR Register		
TBL	RD		327
	WT		
	e-out in Various Situations (table)		
	e-out Sequence		
	erO		
	Associated Registers		137
	Clock Source Edge Select (T0SE Bit)		137
	Clock Source Select (T0CS Bit)		
	Interrupt		
	Operation		
	Prescaler		137
	Switching Assignment		
	Prescaler. See Prescaler, Timer0.		
	16-Bit Mode Timer Reads and Writes		137
Time	er1		
	Associated Registers		143
	Interrupt		142
	Operation		
	Oscillator	39,	141
	Layout Considerations		141
	Overflow Interrupt		
	Resetting, Using a Special Event Trigger		
	Output (CCP)		142
	Special Event Trigger (CCP)		
	TMR1H Register		139
	TMR1L Register		
	Use as a Real-Time Clock (RTC)		142
	16-Bit Read/Write Mode		142
Time	er2		145
	Associated Registers		146
	Interrupt		
	Operation		145
	Postscaler. See Postscaler, Timer2.		
	Prescaler. See Prescaler, Timer2.		
	PR2 Register		145
	SSP Clock Shift 1	45,	146
	TMR2 Register		
	TMR2 to PR2 Match Interrupt 1	45,	157

Timer5	147
Associated Registers	151
Interrupt	
Noise Filter	150
Operation	148
Continuous Count and Single-Shot	149
Sleep Mode	
Prescaler	
Special Event Trigger Output	150
Special Event Trigger Reset Input	150
16-Bit Read/Write and Write Modes	
16-Bit Read-Modify-Write	149
Timing Diagrams	
Asynchronous Reception	236
Asynchronous Transmission	
,	235
Asynchronous Transmission	
(Back to Back)	233
Automatic Baud Rate Calculation	231
Auto-Wake-up Bit (WUE) During	
Normal Operation	
Auto-Wake-up Bit (WUE) During Sleep	237
Brown-out Reset (BOR)	
Capture/Compare/PWM (All CCP Modules)	359
CAPx Interrupts and IC1	
Special Event Trigger	167
CLKO and I/O	
Clock, Instruction Cycle	63
Dead-Time Insertion for	
Complementary PWM	199
Duty Cycle Update Times in Continuous	
Up/Down Count Mode	196
Duty Cycle Update Times in Continuous Up/Dowr	ו
Count Mode with Double Updates	
Edge Capture Mode	
Edge-Aligned PWM	196
EUSART Synchronous Receive	
(Master/Slave)	368
EUSART SynchronousTransmission	
(Master/Slave)	
Example SPI Master Mode (CKE = 0)	360
Example SPI Master Mode (CKE = 1)	
Example SPI Slave Mode (CKE = 0)	
Example SPI Slave Mode (CKE = 1)	
External Clock (All Modes Except PLL)	354
Fail-Safe Clock Monitor	
Input Capture on State Change	100
I ² C Bus Data	
I ² C Bus Start/Stop Bits	364
I ² C Reception (7-bit Address)	
	221
I ² C Transmission (7-bit Address)	
	221
Low-Voltage Detect	221
Low-Voltage Detect	221 266
Low-Voltage Detect Low-Voltage Detect Characteristics	221 266 349
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter	221 266 349 178
Low-Voltage Detect Low-Voltage Detect Characteristics	221 266 349 178
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter	221 266 349 178 165
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output	221 266 349 178 165 157
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1)	221 266 349 178 165 157 205
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2)	221 266 349 178 165 157 205 205
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2) PWM Override Bits in Complementary Mode	221 266 349 178 165 157 205 205
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2)	221 266 349 178 165 157 205 205
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2) PWM Override Bits in Complementary Mode PWM Period Buffer Updates in Continuous	221 266 349 178 165 157 205 205 203
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2) PWM Override Bits in Complementary Mode PWM Period Buffer Updates in Continuous Up/Down Count Mode	221 266 349 178 165 157 205 205 203
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2) PWM Override Bits in Complementary Mode PWM Period Buffer Updates in Continuous Up/Down Count Mode PWM Period Buffer Updates in	221 266 349 178 165 157 205 203 203 194
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2) PWM Override Bits in Complementary Mode PWM Period Buffer Updates in Continuous Up/Down Count Mode PWM Period Buffer Updates in Free-Running Mode	221 266 349 178 165 157 205 203 203 194
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2) PWM Override Bits in Complementary Mode PWM Period Buffer Updates in Continuous Up/Down Count Mode PWM Period Buffer Updates in Free-Running Mode PWM Time Base Interrupt, Continuous	221 266 349 178 165 157 205 203 203 194 194
Low-Voltage Detect Low-Voltage Detect Characteristics Noise Filter Pulse-Width Measurement Mode PWM Output PWM Output Override (Example 1) PWM Output Override (Example 2) PWM Override Bits in Complementary Mode PWM Period Buffer Updates in Continuous Up/Down Count Mode PWM Period Buffer Updates in Free-Running Mode	221 266 349 178 165 157 205 203 203 194 194

PWM Time Base Interrupt, Continuous
Up/Down Count Mode with Double Updates 192
PWM Time Base Interrupt,
Free-Running Mode
PWM Time Base Interrupt, Single-Shot Mode 190 QEI Inputs When Sampled by Filter
QEI Reset on Period Match
Reset, Watchdog Timer (WDT), Oscillator Start-up
Timer (OST), Power-up Timer (PWRT)
Send Break Character Sequence
Slow Rise Time (MCLR Tied to VDD,
VDD Rise > TPWRT)
SPI Mode (Master Mode)
SPI Mode (Master Mode)
SPI Mode (Slave Mode with CKE = 0)
SSP I ² C Bus Data
SSP I ² C Bus Start/Stop Bits
Start of Center-Aligned PWM
Synchronous Reception
(Master Mode, SREN)
Synchronous Transmission
Synchronous Transmission (Through TXEN)
Time-out Sequence on POR w/PLL Enabled
(MCLR Tied to VDD)
Time-out Sequence on Power-up
(MCLR Not Tied to VDD): Case 1
Time-out Sequence on Power-up
(MCLR Not Tied to VDD): Case 2
Time-out Sequence on Power-up
(MCLR Tied to VDD, VDD Rise TPWRT)
Timer0 and Timer1 External Clock
Transition for Entry to SEC_IDLE Mode
Transition for Entry to SEC_RUN Mode
Transition for Entry to Sleep Mode
Transition for Two-Speed Start-up
(INTOSC to HSPLL)
Transition for Wake From PRI_IDLE Mode
Transition for Wake From RC_RUN Mode
(RC_RUN to PRI_RUN)
Transition for Wake From SEC_RUN
Mode (HSPLL)
Transition for Wake From Sleep (HSPLL)
Transition to PRI_IDLE Mode
Transition to RC_IDLE Mode
Transition to RC_RUN Mode 41
Velocity Measurement 176
Timing Diagrams and Specifications
Capture/Compare/PWM Requirements
(All CCP Modules)
CLKO and I/O Requirements
EUSART Synchronous Receive
Requirements
EUSART Synchronous Transmission
Requirements
Example SPI Mode Requirements
(Master Mode, CKE = 0)
Example SPI Mode Requirements
(Master Mode, CKE = 1)
Example SPI Mode Requirements
(Slave Mode, CKE = 0)
Example SPI Slave Mode Requirements
(CKE = 1)
External Clock Requirements 354

Internal RC Accuracy	355
I ² C Bus Data Requirements (Slave Mode)	
PLL Clock	
Reset, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer and Brown-out	
Reset Requirements	
SSP I ² C Bus Data Requirements	
SSP I ² C Bus Start/Stop Bits Requirements	
Timer0 and Timer1 External Clock	
Requirements	
Top-of-Stack Access	60
TSTFSZ	
Two-Speed Start-up	269, 282
Two-Word Instructions	
Example Cases	64
TXSTA Register	
BRGH Bit	
T0CON Register	
PSA Bit	137
T0CS Bit	
T0PS2:T0PS0 Bits	
T0SE Bit	137

u

0	
UA Bit	
USART	
Synchronous Slave Mode	
Transmission	242
w	
Watchdog Timer (WDT)	269, 280
Associated Registers	
Control Register	280
During Oscillator Failure	
Programming Considerations	
WWW Address	393
WWW, On-Line Support	7
х	
XORLW	329
XORWF	330

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
Fron	n: Name		
	· ·		
	Telephone: ()	FAX: ()	
Appl	ication (optional):		
Wou	ld you like a reply? <u>Y</u>		
Devi	ce: PIC18F2331/2431/4331/4431	Literature Number: DS39616C	
Que	stions:		
1. \	What are the best features of this do	cument?	
_			
2. I	2. How does this document meet your hardware and software development needs?		
_			
-			
3. I	Do you find the organization of this d	ocument easy to follow? If not, why?	
-			
-			
4. \	What additions to the document do y	ou think would enhance the structure and subject?	
-			
5. \	What deletions from the document co	buld be made without affecting the overall usefulness?	
-			
- -	a there any incorrect or micloading is	efermation (what and whata)?	
0. I	Is there any incorrect or misleading in	normation (what and where)?	
-			
7. I	How would you improve this docume	nt?	
<i>i</i> . I			
-			
-			

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC18LF4431-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.
Device	PIC18F2331/2431/4331/4431 ⁽¹⁾ , PIC18F2331/2431/4331/4431T ^(1,2) ; VDD range 4.2V to 5.5V PIC18LF2331/2431/4331/4431 ⁽¹⁾ , PIC18LF2331/2431/4331/44310T ^(1,2) ; VDD range 2.0V to 5.5V	 b) PIC18LF2331-I/SO = Industrial temp., SOIC package, Extended VDD limits. c) PIC18F4331-I/P = Industrial temp., PDIP package, normal VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)	Note 1: F = Standard Voltage range LF = Wide Voltage Range
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN	2: T = in tape and reel - SOIC and TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara, CA Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

06/25/07

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

PIC18F2431-E/MM PIC18F2431-I/MM PIC18F2431T-I/MM PIC18LF2431-I/MM PIC18LF2431T-I/MM