

PIC24FJXXXDA1/DA2/GB2/GA3/GC0 Families Flash Programming Specification

1.0 DEVICE OVERVIEW

This document defines the programming specification for the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families of 16-bit microcontrollers (MCUs). This programming specification is required only for those developing programming support for the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families. Customers using only one of these devices should use development tools that already provide support for device programming.

This specification includes programming specifications for the following devices:

- PIC24FJ128DA106
- PIC24FJ256DA106
- PIC24FJ128DA110
- PIC24FJ256DA110
- PIC24FJ128DA206
- PIC24FJ256DA206
- PIC24FJ128DA210
- PIC24FJ256DA210
- PIC24FJ128GB206
- PIC24FJ256GB206
- PIC24FJ128GB210
- PIC24FJ256GB210
- PIC24FJ64GA310
- PIC24FJ128GA310
- PIC24FJ64GA308
- PIC24FJ128GA308
- PIC24FJ64GA306
- PIC24FJ128GA306
- PIC24FJ64GC010
- PIC24FJ128GC010
- PIC24FJ64GC008
- PIC24FJ128GC008
- PIC24FJ64GC006
- PIC24FJ128GC006

Topics covered include:

1.0	Device Overview	′
2.0	Programming Overview of the	
	PIC24FJXXXDA1/DA2/GB2/GA3/GC0 Families	2
3.0	Device Programming – ICSP	18
4.0	Device Programming – Enhanced ICSP	33
5.0	The Programming Executive	51
6.0	Device Details	63
7 0	AC/DC Characteristics and Timing Requirements	66

2.0 PROGRAMMING OVERVIEW OF THE PIC24FJXXXDA1/DA2/ GB2/GA3/GC0 FAMILIES

There are two methods of programming the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families of devices discussed in this programming specification. They are:

- In-Circuit Serial Programming™ (ICSP™)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

The ICSP programming method is the most direct method to program the device; however, it is also the slower of the two methods. It provides native, low-level programming capability to erase, program and verify the chip.

Note:

The address of Special Function Register, TBLPAG, has changed from 0x32 to 0x54 in PIC24FJXXXDA1/DA2/GB2/GA3/GC0 family devices.

In those cases where legacy programming specification code from other device families is used as a basis to implement the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families' programming specification, special care must be taken to ensure all references to TBLPAG, in any existing code, are updated with the correct opcode hex data for the mnemonic and operands (as shown below).

PIC24FJXXXDA1/DA2/GB2/GA3/GC0 Families


Command (Binary)	Data (Hex)	Description
0000	8802A0	MOV W0, TBLPAG

All Other PIC24F Families

Command (Binary)	Data (Hex)	Description
0000	880190	MOV W0, TBLPAG

The Enhanced In-Circuit Serial Programming (Enhanced ICSP) protocol uses a faster method that takes advantage of the Programming Executive (PE), as illustrated in Figure 2-1. The Programming Executive provides all the necessary functionality to erase, program and verify the chip through a small command set. The command set allows the programmer to program the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 MCUs without having to deal with the low-level programming protocols of the chip.

FIGURE 2-1: PROGRAMMING SYSTEM OVERVIEW FOR ENHANCED ICSP™



This specification is divided into major sections that describe the programming methods independently. Section 3.0 "Device Programming – ICSP" describes the In-Circuit Serial Programming method. Section 4.0 "Device Programming – Enhanced ICSP" describes the Run-Time Self-Programming (RTSP) method.

2.1 Power Requirements

All PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices power their core digital logic at a nominal 1.8V. To simplify system design, all devices in the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families incorporate an on-chip regulator that allows the device to run its core logic from VDD. For the PIC24F128GA310 and PIC24FJ128GC010 families, the regulator is always enabled, so there is no ENVREG pin on these devices.

The regulator provides power to the core from the other VDD pins. A low-ESR capacitor (such as ceramic or tantalum) must be connected to the VCAP pin (see Table 2-1 and Figure 2-2). This helps to maintain the stability of the regulator. The specifications for core voltage and capacitance are listed in Section 7.0 "AC/DC Characteristics and Timing Requirements".

2.2 Program Memory Write/Erase Requirements

The Flash program memory on PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices has a specific write/erase requirement that must be adhered to for proper device operation. Any given word in memory must not be written more than twice before erasing the page where it is located. Thus, the easiest way to conform to this rule is to write all of the data in a programming block, within one write cycle. The programming methods specified in this specification comply with this requirement.

Note: Writing to a location multiple times without erasing is *not* recommended.

FIGURE 2-2: CONNECTIONS FOR THE ON-CHIP REGULATOR




FIGURE 2-3: CONNECTIONS FOR THE VBAT PIN




TABLE 2-1: PIN DESCRIPTIONS (DURING PROGRAMMING)

TABLE 2-1. THE DESCRIPTIONS (DOMING PROGRAMMENTO)								
Pin Name	During Programming							
Pin Name	Pin Name	Pin Type	Pin Description					
MCLR	MCLR	Р	Programming Enable					
ENVREG ⁽¹⁾	ENVREG ⁽¹⁾	I	Enable for On-Chip Voltage Regulator					
VDD, AVDD and SVDD(2)	VDD	Р	Power Supply					
Vss, AVss and SVss ⁽²⁾	Vss	Р	Ground					
VCAP	VCAP	Р	On-Chip Voltage Regulator Output to the Core					
PGECx	PGECx	I	Programming Pin Pairs 1, 2 and 3: Serial Clock					
PGEDx	PGEDx	I/O	Programming Pin Pairs 1, 2 and 3: Serial Data					

Legend: I = Input, O = Output, P = Power

- **Note 1:** There is no ENVREG pin in the PIC24FJ128GA310 and PIC24FJ128GC010 families. The regulator is always enabled and the ENVREG pin is replaced by the VBAT pin. It is recommended to connect the VBAT pin to the battery or VDD during programming.
 - 2: All power supply and ground pins must be connected, including analog supplies and ground (AVDD/AVSS and SVDD/SVSS, where implemented).


2.3 **Pin Diagrams**


Figure 2-4 through Figure 2-17 provide the pin diagrams for the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families. The pins that are required for programming are listed in Table 2-1 and are indicated in bold text in the figures. Refer to the appropriate device data sheet for complete pin descriptions.


PGECx AND PGEDx PIN PAIRS 2.3.1


All of the devices in the PIC24FJXXXDA1/DA2/GB2/ GA3/GC0 families have three separate pairs of programming pins, labelled as PGEC1/PGED1, PGEC2/ PGED2 and PGEC3/PGED3. Any one of these pin pairs may be used for device programming by either ICSP or Enhanced ICSP. Unlike voltage supply and ground pins, it is not necessary to connect all three pin pairs to program the device. However, the programming method must use both pins of the same pair.





























FIGURE 2-14: PIC24FJXXXDAX10 PINOUT DIAGRAM (121-PIN BGA)

	1	2	3	4	5	6	7	8	9	10	11
Α	O	O	O	O	O	O	O	O	O	O	O
	RE4	RE3	RG13	RE0	RG0	RF1	ENVREG	N/C	RD12	RD2	RD1
В	O	O	O	O	O	O	O	O	O	O	O
	N/C	RG15	RE2	RE1	RA7	RF0	VCAP	RD5	RD3	Vss	RC14
С	O	O	O	O	O	O	O	O	O	O	O
	RE6	VDD	RG12	RG14	RA6	N/C	RD7	RD4	VDD	RC13	RD11
D	O RC1	O RE7	O RE5	O Vss	Vss	O N/C	O RD6	O RD13	O RD0	O N/C	O RD10
E	O	O	O	O	O	O	O	O	O	O	O
	RC4	RC3	RG6	RC2	VDD	RG1	N/C	RA15	RD8	RD9	RA14
F	O	O	O	O	O	O	O	O	O	O	O
	MCLR	RG8	RG9	RG7	Vss	N/C	N/C	Vdd	RC12	Vss	RC15
G	RE8	RE9	RA0	N/C	VDD	Vss	Vss	N/C	RA5	C RA3	RA4
Н	PGEC3/ RB5	O PGED3/ GD4/RB4	O Vss	O VDD	O N/C	O VDD	O N/C	O RF7	O Vusb	O D+/RG2	O RA2
J	O RB3	O RB2	O PGED2/ RB7	O AVDD	O RB11	O RA1	O RB12	O N/C	O N/C	O RF8	O D-/RG3
к	O PGEC1/ RB1	O PGED1/ RB0	RA10	O RB8	O N/C	O RF12	O RB14	VDD	O RD15	O RF3	O RF2
L	PGEC2/	O	O	O	O	O	O	O	O	O	O
	RB6	RA9	AVss	RB9	RB10	RF13	RB13	RB15	RD14	RF4	RF5

FIGURE 2-15: PIC24FJXXXGBX10 PINOUT DIAGRAM (121-PIN BGA)

	1	2	3	4	5	6	7	8	9	10	11
Α	O	O	O	O	O	O	O	O	O	O	O
	RE4	RE3	RG13	RE0	RG0	RF1	ENVREG	N/C	RD12	RD2	GD1
В	O	O	O	O	O	O	O	O	O	O	O
	N/C	RG15	RE2	RE1	RA7	RF0	VCAP	RD5	RD3	Vss	RC14
С	O	O	O	O	O	O	O	O	O	O	O
	RE6	Vdd	RG12	RG14	RA6	N/C	RD7	RD4	VDD	RC13	RD11
D	O	O	O	O	O	O	O	O	O	O	O
	RC1	RE7	RE5	Vss	Vss	N/C	RD6	RD13	RD0	N/C	RD10
E	O	O	O	O	O	O	O	O	O	O	O
	RC4	RC3	RG6	RC2	VDD	RG1	N/C	RA15	RD8	RD10	RA14
F	O	O	O	O	O	O	O	O	O	O	O
	MCLR	RG8	RG9	RG7	Vss	N/C	N/C	VDD	RC12	Vss	RC15
G	O	O	O	O	O	O	O	O	O	O	O
	RE8	RE9	RA0	N/C	VDD	Vss	Vss	N/C	RA5	RA3	RA4
н	PGEC3/ RB5	PGED3/ RB4	O Vss	O VDD	O N/C	O VDD	O N/C	O RF7	VUSB	O D+/RG2	O RA2
J	O	O	O	O	O	O	O	O	O	O	O
	RB3	RB2	PGED2/RB7	AVDD	RB11	RA1	RB12	N/C	N/C	RF8	D-/RG3
ĸ	PGEC1/	PGED1/	O	O	O	O	O	○	O	O	O
	RB1	RB0	RA10	RB8	N/C	RF12	RB14	VDD	RD15	RF3	RF2
L	O PGEC2/ RB6	O RA9	O AVss	O RB9	O RB10	O RF13	O RB13	O RB15	O RD14	O RF4	O RF5

FIGURE 2-16: PIC24FJXXXGA310 PINOUT DIAGRAM (121-PIN BGA)

	1	2	3	4	5	6	7	8	9	10	11
A	O	O	O	O	O	O	O	O	O	O	O
	RE4	RE3	RG13	RE0	RG0	RF1	VBAT	N/C	RD12	RD2	RD1
В	O	O	O	O	O	O	O	O	O	O	O
	N/C	RG15	RE2	RE1	RA7	RF0	VCAP	RD5	RD3	Vss	RC14
С	O	O	O	O	O	O	O	O	O	O	O
	RE6	VDD	RG12	RG14	RA6	N/C	RD7	RD4	Vss	RC13	RD11
D	O	O	O	O	O	O	O	O	O	O	O
	RC1	RE7	RE5	Vss	N/C	N/C	RD6	RD13	RD0	N/C	RD10
E	O	O	O	O	O	O	O	O	O	O	O
	RC4	RC3	RG6	RC2	N/C	RG1	N/C	RA15	RD8	RD9	RA14
F	O	O	O	O	O	O	O	O	OSCI/	O	OSCO/
	MCLR	RG8	RG9	RG7	Vss	N/C	N/C	VDD	RC12	Vss	RC15
G	O	O	O	O	O	O	O	O	O	O	O
	RE8	RE9	RA0	N/C	VDD	Vss	Vss	N/C	RA5	RA3	RA4
Н	O RB5/ PGEC3	O RB4/ PGED3	O Vss	O Vss	O N/C	O Vdd	O N/C	O RF7	O RF6	O RG2	O RA2
J	O RB3	O RB2	O RB7/ PGED2	AVDD	O RB11	O RA1	O RB12	O N/C	O N/C	O RF8	O RG3
K	0	0	0	0	0	0	0	0	0	0	0
	RB1/ PGEC1	RB0/ PGED1	RA10	RB8	N/C	RF12	RB14	VDD	RD15	RF3	RF2
L	C RB6/	O RA9	O AVss	O RB9	O RB10	O RF13	C RB13	RB15	O RD14	O RF4	RF5
	PGEC2	KA9	AVSS	KD9	טומא	KF 13	צומא	KDIO	KD14	KF4	KFO

FIGURE 2-17: PIC24FJXXXGC010 PINOUT DIAGRAM (121-PIN BGA)

	1	2	3	4	5	6	7	8	9	10	11
Α	O	O	O	O	O	O	O	O	O	O	O
	RE4	RE3	RG13	RE0	RG0	RF1	VBAT	N/C	RD12	RD2	RD1
В	O	O	O	O	O	O	O	O	O	○	O
	N/C	RG15	RE2	RE1	RA7	RF0	VCAP	RD5	RD3	Vss	RC14
С	O	O	O	O	O	O	O	O	O	O	O
	RE6	Vdd	RG12	RG14	RA6	N/C	RD7	RD4	N/C	RC13	RD11
D	O	O	O	O	O	O	O	O	O	O	O
	RC1	RE7	RE5	N/C	N/C	N/C	RD6	RD13	RD0	N/C	RD10
E	O	O	O	O	O	O	O	O	O	O	O
	RC4	RC3	RG6	RC2	N/C	RG1	N/C	RA15	RD8	RD9	RA14
F	O	O	O	O	O	O	O	O	O	○	O
	MCLR	RG8	RG9	RG7	Vss	N/C	N/C	VDD	RC12	Vss	RC15
G	O	O	O	O	O	O	O	O	O	O	O
	RE8	RE9	RA0	N/C	VDD	N/C	Vss	N/C	RA5	RA3	RA4
Н	O PGEC3/ RB5	O PGED3/ RB4	O N/C	O N/C	O CH0-	O N/C	O N/C	O RF7	O Vusb	O RG2	O RA2
J	O RB3	O RB2	O PGED2/ RB7	O AVDD	SVDD	O RA1	O RB12	O N/C	O N/C	O RF8	O RG3
Κ	O PGEC1/ RB1	O PGED1/ RB0	O RA10	O SVss	O CH1+	O RF12	O RB14	V _{DD}	O RD15	O RF3	O RF2
L	PGEC2/	O	O	O	O	O	O	O	O	O	O
	RB6	RA9	AVss	CH0+	CH1-	RF13	RB13	RB15	RD14	RF4	RF5

2.4 Memory Map

The program memory map extends from 000000h to FFFFFEh. Code storage is located at the base of the memory map and supports up to 87K instruction words (about 256 Kbytes). Table 2-2 provides the program memory size, and number of erase and program blocks present in each device variant. Each erase block, or page, contains 512 instructions, and each program block, or row, contains 64 instructions.

Locations, 800000h through 8007FEh, are reserved for executive code memory. This region stores the Programming Executive and the Debugging Executive. The Programming Executive is used for device programming and the Debugging Executive is used for in-circuit debugging. This region of memory cannot be used to store user code.


The last four implemented program memory locations are reserved for the Flash Configuration Words. The reserved addresses are provided in Table 2-2.

Locations, FF0000h and FF0002h, are reserved for the Device ID registers. These bits can be used by the programmer to identify what device type is being programmed. They are described in **Section 6.1** "**Device ID**". The Device ID registers read out normally, even after code protection is applied.

Figure 2-18 displays the memory map for the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 family variants.

TABLE 2-2: CODE MEMORY SIZE AND FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJXXXDA1/DA2/GB2/GA3/GC0 DEVICES

	User Memory	Write Erase		Configuration Word Addresses					
Device	Address Limit (Instruction Words)	Blocks	Blocks	1	2	3	4		
PIC24FJ64GA3XX	00ABFEh (22K)	344	43	00ABFEh	00ABFCh	00ABFAh	00ABF8h		
PIC24FJ64GC0XX	UUABFEII (ZZK)	344	43	UUADFEII	UUABECII	UUADFAII	UUADFOII		
PIC24FJ128DA1XX									
PIC24FJ128DA2XX									
PIC24FJ128GB2XX	0157FEh (44K)	688	86	0157FEh	0157FCh	0157FAh	0157F8h		
PIC24FJ128GA3XX									
PIC24FJ128GC0XX									
PIC24FJ256DA1XX									
PIC24FJ256DA2XX	02ABFEh (87K)	1368	171	02ABFEh	02ABFCh	02ABFAh	02ABF8h		
PIC24FJ256GB2XX									



3.0 DEVICE PROGRAMMING – ICSP

ICSP mode is a special programming protocol that allows you to read and write to the memory of PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices. The ICSP mode is the most direct method used to program the device; however, Enhanced ICSP is faster. ICSP mode also has the ability to read the contents of executive memory to determine if the Programming Executive is present. This capability is accomplished by applying control codes and instructions, serially to the device, using pins, PGECx and PGEDx.

In ICSP mode, the system clock is taken from the PGECx pin, regardless of the device's Oscillator Configuration bits. All instructions are shifted serially into an internal buffer, then loaded into the Instruction Register (IR) and executed. No program fetching occurs from internal memory. Instructions are fed in 24 bits at a time. PGEDx is used to shift data in and PGECx is used as both the serial shift clock and the CPU execution clock.

Note: During ICSP operation, the operating frequency of PGECx must not exceed 10 MHz.

3.1 Overview of the Programming Process

See Figure 3-1 for a high-level overview of the programming process. After entering ICSP mode, the first action is to Chip Erase the device. Next, the code memory is programmed, followed by the device Configuration registers. Code memory (including the Configuration registers) is then verified to ensure that programming was successful. Then, the code-protect Configuration bits are programmed, if required.

3.2 ICSP Operation


Upon entry into ICSP mode, the CPU is Idle. Execution of the CPU is governed by an internal state machine. A 4-bit control code is clocked in using PGECx and PGEDx, and this control code is used to command the CPU (see Table 3-1).

The SIX control code is used to send instructions to the CPU for execution and the REGOUT control code is used to read data out of the device via the VISI register.

TABLE 3-1: CPU CONTROL CODES IN ICSP™ MODE

4-Bit Control Code	Mnemonic	Description
0000	SIX	Shift in 24-bit instruction and execute.
0001	REGOUT	Shift out the VISI (0784h) register.
0010-1111	N/A	Reserved.

FIGURE 3-1: HIGH-LEVEL ICSP™ PROGRAMMING FLOW



Note:

3.2.1 SIX SERIAL INSTRUCTION EXECUTION


The SIX control code allows execution of PIC24F family assembly instructions. When the SIX code is received, the CPU is suspended for 24 clock cycles, as the instruction is then clocked into the internal buffer. Once the instruction is shifted in, the state machine allows it to be executed over the next four PGECx clock cycles. While the received instruction is executed, the state machine simultaneously shifts in the next 4-bit command (see Figure 3-2).

Coming out of Reset, the first 4-bit control code is always forced to SIX and a forced NOP instruction is executed by the CPU. Five additional PGECx clocks are needed on start-up, resulting in a 9-bit SIX command instead of the normal 4-bit SIX command.

After the forced SIX is clocked in, ICSP operation resumes as normal. That is, the next 24 clock cycles load the first instruction word to the CPU.

To account for this forced NOP, all example code in this specification begins with a NOP to ensure that no data is lost.





3.2.1.1 Differences Between the Execution of SIX and Normal Instructions

There are some important differences between executing instructions normally and using the SIX ICSP command. Therefore, the code examples in this specification may not match those for performing the same functions during normal device operation.

During SIX ICSP operation:

- Two-word instructions require two SIX operations to clock in all of the necessary data.
 Examples of two-word instructions are GOTO and CALL.
- Two-cycle instructions require two SIX operations.
 The first SIX operation shifts in the instruction and begins to execute it. The second SIX operation, which should shift in a NOP to avoid losing data, provides the CPU clocks required to finish executing the instruction.
 - Examples of two-cycle instructions are Table Read and Table Write instructions.
- The CPU does not automatically stall to account for pipeline changes.

A CPU stall occurs when an instruction modifies a register that is used for Indirect Addressing by the following instruction.

During normal device operation:

- The CPU will automatically force a NOP while the new data is read. When using ICSP, there is no automatic stall, so any indirect references to a recently modified register should be preceded by a NOP.
 - For example, the instructions, MOV #0x0, W0 and MOV [W0], W1, must have a NOP inserted among them.
 - If a two-cycle instruction modifies a register that is used indirectly, it will require two \mathtt{NOPS} : one to execute the second half of the instruction and the other to stall the CPU to correct the pipeline.
 - Instructions, such as TBLWTL [W0++], [W1], should be followed by two NOPs.
- The device Program Counter (PC) continues to automatically increment during ICSP instruction execution, even though the Flash memory is not being used.
 - As a result, the PC may be incremented to point to invalid memory locations. Invalid memory spaces include unimplemented Flash addresses and the vector space (locations: 0x0 to 0x1FF).
 - If the PC points to these locations, the device will reset, possibly interrupting the ICSP operation. To prevent this, instructions should be periodically executed to reset the PC to a safe space. The optimal method to accomplish this is to perform a $_{\rm GOTO}$ $_{\rm 0x200}$.


3.2.2 REGOUT SERIAL INSTRUCTION EXECUTION

The REGOUT control code allows for data to be extracted from the device in ICSP mode. It is used to clock the contents of the VISI register, out of the device, over the PGEDx pin. After the REGOUT control code is received, the CPU is held Idle for 8 cycles. After these 8 cycles, an additional 16 cycles are required to clock the data out (see Figure 3-3).

The REGOUT code is unique because the PGEDx pin is an input when the control code is transmitted to the device. However, after the control code is processed, the PGEDx pin becomes an output as the VISI register is shifted out.

- Note 1: After the contents of VISI are shifted out, the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices maintain PGEDx as an output until the first rising edge of the next clock is received.
 - 2: Data changes on the falling edge and latches on the rising edge of PGECx. For all data transmissions, the Least Significant bit (LSb) is transmitted first.

FIGURE 3-3: REGOUT SERIAL EXECUTION



3.3 Entering ICSP Mode

As displayed in Figure 3-4, entering ICSP Program/Verify mode requires three steps:

- 1. MCLR is briefly driven high, then low.
- 2. A 32-bit key sequence is clocked into PGEDx.
- 3. MCLR is then driven high within a specified period and held.


The programming voltage applied to \overline{MCLR} is VIH, which is essentially VDD in the case of PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices. There is no minimum time requirement for holding at VIH. After VIH is removed, an interval of at least P18 must elapse before presenting the key sequence on PGEDx.

The key sequence is a specific 32-bit pattern: '0100 1101 0100 0011 0100 1000 0101 0001' (more easily remembered as 4D434851h in hexadecimal). The device will enter Program/Verify mode only if the sequence is valid. The Most Significant bit (MSb) of the most significant nibble must be shifted in first.

Once the key sequence is complete, VIH must be applied to MCLR and held at that level for as long as Program/Verify mode is to be maintained. An interval of at least time, P19 and P7, must elapse before presenting data on PGEDx. Signals appearing on PGECx, before P7 has elapsed, will not be interpreted as valid.

On successful entry, the program memory can be accessed and programmed in serial fashion. While in ICSP mode, all unused I/Os are placed in the high-impedance state.

FIGURE 3-4: ENTERING ICSP™ MODE



3.4 Flash Memory Programming in ICSP Mode

3.4.1 PROGRAMMING OPERATIONS

Flash memory write and erase operations are controlled by the NVMCON register. Programming is performed by setting NVMCON to select the type of erase operation (see Table 3-2) or write operation (see Table 3-3) and initiating the programming by setting the WR control bit (NVMCON<15>).

In ICSP mode, all programming operations are self-timed. There is an internal delay between the user setting the WR control bit and the automatic clearing of the WR control bit when the programming operation is complete. Refer to Section 7.0 "AC/DC Characteristics and Timing Requirements" for information about the delays associated with various programming operations.

TABLE 3-2: NVMCON ERASE OPERATIONS

NVMCON Value	Erase Operation
404Fh	Erase all code memory, executive memory and Configuration registers (does not erase Device ID registers).
4042h	Erase a page of code memory or executive memory.

TABLE 3-3: NVMCON WRITE OPERATIONS

NVMCON Value	Write Operation
4003h	Write a single code memory word, Configuration Word or Executive Memory Word.
4001h	Program 1 row (64 instruction words) of code memory or executive memory.

3.4.2 STARTING AND STOPPING A PROGRAMMING CYCLE

The WR bit (NVMCON<15>) is used to start an erase or write cycle. Setting the WR bit initiates the programming cycle.

All erase and write cycles are self-timed. The WR bit should be polled to determine if the erase or write cycle has been completed. Starting a programming cycle is performed as follows:

BSET NVMCON,	#WR
--------------	-----

3.5 Erasing Program Memory

The procedure for erasing program memory (all of the code memory, data memory, executive memory and code-protect bits) consists of setting NVMCON to 404Fh and executing the programming cycle.

A Chip Erase can erase all of the user memory or all of both the user and configuration memory. A Table Write instruction should be executed prior to performing the Chip Erase to select which sections are erased.

The Table Write instruction is executed:

- If the TBLPAG register points to user space (is less than 0x80), the Chip Erase will erase only user memory and Flash Configuration Words.
- If the TBLPAG register points to configuration space (is greater than or equal to 0x80), the Chip Erase is not allowed. The configuration space can be erased, one page at a time.

Note: The Chip Erase is not allowed when the TBLPAG points to the configuration space to avoid the Diagnostic and Calibration Words from getting erased.

Figure 3-5 displays the ICSP programming process for performing a Chip Erase. This process includes the ICSP command code, which must be transmitted (for each instruction), LSb first, using the PGECx and PGEDx pins (see Figure 3-2).

Note: Program memory must be erased before writing any data to program memory.

FIGURE 3-5: CHIP ERASE FLOW




TABLE 3-4: SERIAL INSTRUCTION EXECUTION FOR CHIP ERASE

7.22.0 02			
Command (Binary)	Data (Hex)	Description	
Step 1: Exit	the Reset vector.		
0000	000000	NOP	
0000	040200	GOTO 0x200	
0000	000000	NOP	
Step 2: Set t	the NVMCON registe	er to erase all program memory.	
0000	2404FA	MOV #0x404F, W10	
0000	883B0A	MOV W10, NVMCON	
Step 3: Set t	he TBLPAG register	r and perform dummy Table Write to select what portions of memory are erased.	
0000	2xxxx0	MOV # <pageval>, W0</pageval>	
0000	8802A0	MOV W0, TBLPAG	
0000	200000	MOV #0x0000, W0	
0000	BB0800	TBLWTL W0,[W0]	
0000	000000	NOP	
0000	000000	NOP	
Step 4: Initia	te the erase cycle.		
0000	A8E761	BSET NVMCON, #WR	
0000	000000	NOP	
0000	000000	NOP	
Step 5: Rep	eat this step to poll t	he WR bit (bit 15 of NVMCON) until it is cleared by the hardware.	
0000	040200	GOTO 0x200	
0000	000000	NOP	
0000	803B02	MOV NVMCON, W2	
0000	883C22	MOV W2, VISI	
0000	000000	NOP	
0001	<visi></visi>	Clock out contents of the VISI register	
0000	000000	NOP	

3.6 Writing Code Memory

The procedure for writing code memory is the same as that of writing the Configuration registers, except that 64 instruction words are programmed at a time. To facilitate this operation, working registers, W0:W5, are used as temporary holding registers for the data to be programmed.

Table 3-5 provides the ICSP programming details, including the serial pattern with the ICSP command code, which must be transmitted, LSb first, using the PGECx and PGEDx pins (see Figure 3-2).

In Step 1, the Reset vector is exited. In Step 2, the NVMCON register is initialized for programming a full row of code memory. In Step 3, the 24-bit starting destination address for programming is loaded into the TBLPAG register and W7 register. (The upper byte of the starting destination address is stored in TBLPAG and the lower 16 bits of the destination address are stored in W7.)

To minimize the programming time, a packed instruction format is used (see Figure 3-6).

In Step 4, four packed instruction words are stored in working registers, W0:W5, using the MOV instruction and the Read Pointer, W6, is initialized. The contents of W0:W5 (holding the packed instruction word data) are displayed in Figure 3-6.

In Step 5, eight TBLWT instructions are used to copy the data from W0:W5 to the write latches of code memory. Since code memory is programmed, 64 instruction words at a time, Steps 4 and 5 are repeated 16 times to load all the write latches (Step 6).

After the write latches are loaded, programming is initiated by writing to the NVMCON register in Steps 7 and 8. In Step 9, the internal PC is reset to 200h. This is a precautionary measure to prevent the PC from incrementing into unimplemented memory when large devices are being programmed. Lastly, in Step 10, Steps 3-9 are repeated until all of the code memory is programmed.

FIGURE 3-6: PACKED INSTRUCTION WORDS IN W0:W5

	15		8	7		0
Wo			LS\			
W1		MSB1			MSB0	
W2			LS\	V1		
W3			LS\	V2		
W4		MSB3			MSB2	
W5			LS\	V3		

TABLE 3-5: SERIAL INSTRUCTION EXECUTION FOR WRITING CODE MEMORY

IABLE 0 0.	OLIVIAL INOT	ROOTION EXECUTION TON WINTING GODE INCINON	
Command (Binary)	Data (Hex)	Description	
Step 1: Exi	t the Reset vector.		
0000	000000	NOP	
0000	040200	GOTO 0x200	
0000	000000	NOP	
Step 2: Set	the NVMCON regis	ster to program 64 instruction words.	
0000	24001A	MOV #0x4001, W10	
0000	883B0A	MOV W10, NVMCON	
Step 3: Initi	ialize the Write Poin	ter (W7) for TBLWT instruction.	
0000	200xx0	MOV # <destinationaddress23:16>, W0</destinationaddress23:16>	
0000	8802A0	MOV W0, TBLPAG	
0000	2xxxx7	MOV # <destinationaddress15:0>, W7</destinationaddress15:0>	
Step 4: Loa	Step 4: Load W0:W5 with the next 4 instruction words to program.		
0000	2xxxx0	MOV # <lsw0>, W0</lsw0>	
0000	2xxxx1	MOV # <msb1:msb0>, W1</msb1:msb0>	
0000	2xxxx2	MOV # <lsw1>, W2</lsw1>	
0000	2xxxx3	MOV # <lsw2>, W3</lsw2>	
0000	2xxxx4	MOV # <msb3:msb2>, W4</msb3:msb2>	
0000	2xxxx5	MOV # <lsw3>, W5</lsw3>	

TABLE 3-5: SERIAL INSTRUCTION EXECUTION FOR WRITING CODE MEMORY (CONTINUED)

Command (Binary)	Data (Hex)	Description
Step 5: Se	et the Read Pointer (V	N6) and load the (next set of) write latches.
0000	EB0300	CLR W6
0000	000000	NOP
0000	BB0BB6	TBLWTL [W6++], [W7]
0000	000000	NOP
0000	000000	NOP
0000	BBDBB6	TBLWTH.B [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BBEBB6	TBLWTH.B [W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BB0BB6	TBLWTL [W6++], [W7]
0000	000000	NOP
0000	000000	NOP
0000	BBDBB6	TBLWTH.B [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BBEBB6	TBLWTH.B [W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
-		16 times, to load the write latches for 64 instructions.
-	tiate the write cycle.	T
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
-	1	the WR bit (bit 15 of NVMCON) until it is cleared by the hardware.
0000	040200	GOTO 0x200
0000	000000	NOP
0000	803B02	MOV NVMCON, W2
0000	883C22	MOV W2, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of the VISI register.
0000	000000	NOP
-	eset device internal P	
0000	040200	GOTO 0x200
0000	000000	NOP
Step 10: Re	epeat Steps 3 through	n 9 until all code memory is programmed.

FIGURE 3-7: PROGRAM CODE MEMORY FLOW Start N = 1LoopCount = 0 Configure Device for Writes Load 1 Instruction Word N = N + 1Write Buffer at <Addr> ΑII No instruction words written? Yes N = 1LoopCount = Start Write Sequence LoopCount + 1 and Poll for WR bit to be Cleared

No

locations done?

End

Yes

3.7 Writing Configuration Words

Device configuration for PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices is stored in Flash Configuration Words at the end of the user space program memory and in multiple register Configuration Words, located in the test space. These registers reflect values read at any Reset from program memory locations. The values for the Configuration Words for the default device configurations are listed in Table 3-6.

TABLE 3-6: DEFAULT CONFIGURATION REGISTER VALUES

Address	Name	Default Value
Last Word	CW1	7FFFh
Last Word – 2	CW2	FFFFh
Last Word – 4	CW3	FFFFh
Last Word - 6	CW4	FFFFh

The values can be changed only by programming the content of the corresponding Flash Configuration Word and resetting the device. The Reset forces an automatic reload of the Flash stored configuration values by sequencing through the dedicated Flash Configuration Words and transferring the data into the Configuration registers.

For the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families, certain reserved Configuration bits have default states that must always be maintained to ensure device functionality, regardless of the settings of other Configuration bits. Some of these bits occur in all device families

covered by this specification, while others occur only in specific device families. These bits and their values are listed in Table 3-7.

To change the values of the Flash Configuration Word, once it has been programmed, the device must be Chip Erased, as described in **Section 3.5 "Erasing Program Memory"** and reprogrammed to the desired value. It is not possible to program a '0' to '1'; they may be programmed from a '1' to '0' to enable code protection.

Table 3-8 provides the ICSP programming details for programming the Configuration Word locations. This includes the serial pattern with the ICSP command code, which must be transmitted, LSb first, using the PGECx and PGEDx pins (see Figure 3-2).

In Step 1, the Reset vector is exited. In Step 2, the lower 16 bits of the source address are stored in W7. In Step 3, the NVMCON register is initialized for programming of code memory. In Step 4, the upper byte of the 24-bit starting source address for writing is loaded into the TBLPAG register.

The TBLPAG register must be loaded with 00h for 64 Kbytes, 01h for 128 Kbytes and 256-Kbyte devices.

To verify the data by reading the Configuration Words after performing the write in order, the code protection bits should initially be programmed to a '1' to ensure that the verification can be performed properly. After verification is finished, the code protection bit can be programmed to a '0' by using a word write to the appropriate Configuration Word.

TABLE 3-7: RESERVED CONFIGURATION BIT LOCATIONS

Family	Register/Bits	Value	Comments
All devices	CW1<15>	0	Always program as '0'; required to maintain device functionality.
PIC24FJ128GA3	CW2<3:2>	1	Always program as '1'.
	CW2<14:13>	1	Always program these bits as '1'.
	CW3<9>	1	Always program as '1'.
	CW4<15:9>	1	Always program these bits as '1'.
PIC24FJ128GC0	CW2<12>	0	On 64-pin devices, this bit is reserved and should always be programmed to '0'; implemented as ALTCVREF on all other devices (see Table 4-4).
	CW2<11>	0	On 64-pin devices, this bit is reserved and should always be programmed to '0'; implemented as ALTADREF on all other devices (see Table 4-4).
	CW2<2>	1	Always program as '1'.
	CW3<7>	1	Always program as '1'.
	CW3<11>	1	Always program as '1'.
	CW4<14>	1	On 64 and 80-pin devices, this bit is reserved and should always be programmed to '1'; implemented as I2C2SEL on 100 and 121-pin devices (see Table 4-4).

TABLE 3-8: SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION REGISTERS

IABLE 3	· · · ·	OLIVIAL INOTIV	OCTION EXECUTION FOR WRITING CONFIGURATION REGISTERS
Comma (Binar		Data (Hex)	Description
Step 1:	Exit t	the Reset vector.	
0000)	000000	NOP
0000)	040200	GOTO 0x200
0000)	000000	NOP
Step 2:	Initia	lize the Write Pointe	er (W7) for the TBLWT instruction.
0000)	2xxxx7	MOV # <cwladdress15:0>, W7</cwladdress15:0>
Step 3:	Set t	he NVMCON regist	er to program CW1.
0000)	24003A	MOV #0x4003, W10
0000)	883B0A	MOV W10, NVMCON
Step 4:	Initia	lize the TBLPAG re	gister.
0000)	200xx0	MOV # <cw1address23:16>, W0</cw1address23:16>
0000)	8802A0	MOV W0, TBLPAG
Step 5:	Load	the Configuration r	egister data to W6.
0000)	2xxxx6	MOV # <cw1_value>, W6</cw1_value>
Step 6:	Write	the Configuration r	egister data to the write latch and decrement the Write Pointer.
0000		200008	MOV #0x0000, W8
0000)	000000	NOP
0000)	BBCB88	TBLWTH.B W8, [W7]
0000		000000	NOP
0000		000000	NOP
0000		BB1386	TBLWTL.W W6, [W7]
0000		000000	NOP
0000		000000	NOP
-		te the write cycle.	
0000		A8E761	BSET NVMCON, #WR
0000		000000	NOP
0000		000000	NOP
-			he WR bit (bit 15 of NVMCON) until it is cleared by the hardware.
0000		040200	GOTO 0x200
0000		000000	NOP
0000		803B02	MOV NVMCON, W2
0000		883C22	MOV W2, VISI
0000 0001		000000 <visi></visi>	NOP Clock out contents of the VISI register.
0000		000000	NOP
		et device internal PC	
0000		040200	GOTO 0x200
0000		000000	NOP
			9 to write Configuration Word 2 to Configuration Word 4.
3.5p 10.			ggggg

3.8 Reading Code Memory

Reading from code memory is performed by executing a series of TBLRD instructions and clocking out the data using the REGOUT command.

Table 3-9 provides the ICSP programming details for reading code memory. In Step 1, the Reset vector is exited. In Step 2, the Write Pointer, W7, is initialized. In Step 3, the 24-bit starting source address for reading is loaded into the TBLPAG register and W6 register. The upper byte of the starting source address is stored in TBLPAG and the lower 16 bits of the source address are stored in W6.

To minimize the reading time, the packed instruction word format that was utilized for writing is also used for reading (see Figure 3-6). In Step 4, two instruction words are read from code memory and clocked out of the device, through the VISI register, using the REGOUT command. Step 4 is repeated until the desired amount of code memory is read.

TABLE 3-9: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY

Command (Binary)	Data (Hex)	Description
Step 1: Exi	t Reset vector.	
0000	000000	NOP
0000	040200	GOTO 0x200
0000	000000	NOP
Step 2: Init	ialize the Write Po	inter (W7) to point to the VISI register.
0000	207847	MOV #VISI, W7
0000	000000	NOP
Step 3: Init	ialize the TBLPAG	register and the Read Pointer (W6) for TBLRD instruction.
0000	200xx0	MOV # <sourceaddress23:16>, W0</sourceaddress23:16>
0000	8802A0	MOV W0, TBLPAG
0000	2xxxx6	MOV # <sourceaddress15:0>, W6</sourceaddress15:0>
•	ad and clock out the REGOUT comma	ne contents of the next two locations of code memory, through the VISI register, using and.
0000	BA0B96	TBLRDL [W6], [W7]
0000	000000	NOP
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	BADBB6	TBLRDH.B [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BAD3D6	TBLRDH.B [++W6], [W7]
0000	000000	NOP
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	BA0BB6	TBLRDL [W6++], [W7]
0000	000000	NOP
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
	set device internal	PC.
Step 5: Re		
Step 5: Re	040200	GOTO 0x200

Step 5).

3.9 Reading Configuration Words

The procedure for reading configuration memory is similar to the procedure for reading code memory, except that 16-bit data words are read instead of 24-bit words. Configuration Words are read, one register at a time.

Table 3-10 provides the ICSP programming details for reading the Configuration Words. Note that the TBLPAG register must be loaded with 00h for 64 Kbytes, 01h for 128 Kbytes and 256-Kbyte devices. W6 is initialized to the lower 16 bits of the Configuration Word location.

TABLE 3-10: SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION MEMORY

Command (Binary)	Data (Hex)	Description	
Step 1: Exit	Reset vector.		
0000 0000 0000	000000 040200 000000	NOP GOTO 0x200 NOP	
Step 2: Initia	lize the TBLPAG re	egister, the Read Pointer (W6) and the Write Pointer (W7) for TBLRD instruction.	
0000 0000 0000 0000	200xx0 8802A0 2xxxx6 207847 000000	MOV # <cw1address23:16>, W0 MOV W0, TBLPAG MOV #<cw1address15:0>, W6 MOV #VISI, W7 NOP</cw1address15:0></cw1address23:16>	
	Step 3: Read the Configuration register and write it to the VISI register (located at 784h), and clock out the VISI register using the REGOUT command.		
0000	BA0BA6	TBLRDL [W6], [W7]	
0000	000000	NOP	
0000	000000	NOP	
0001 0000	<visi></visi>	Clock out contents of VISI register NOP	
Step 4: Rep	Step 4: Repeat Step 3 to read Configuration Word 2 to Configuration Word 4.		
Step 5: Rese	et device internal P	C.	
0000	040200 000000	GOTO 0x200 NOP	


3.10 Verify Code Memory and Configuration Word

The verify step involves reading back the code memory space, and comparing it with the copy held in the programmer's buffer. The Configuration registers are verified with the rest of the code.

The flowchart in Figure 3-8 illustrates the verify process. Memory reads occur a single byte at a time, so two bytes must be read to compare with the word in the programmer's buffer. Refer to **Section 3.8 "Reading Code Memory"** for implementation details of reading code memory.

Note: Because the Configuration registers include the device code protection bit, code memory should be verified immediately after writing if code protection is enabled. This is because the device will not be readable or verifiable if a device Reset occurs after the code-protect bit in CW1 has been cleared.

FIGURE 3-8: VERIFY CODE MEMORY FLOW



3.11 Reading the Application ID Word

The Application ID Word is stored at address, 8007F0h, in executive code memory. To read this memory location, you must use the SIX control code to move this program memory location to the VISI register. Then, the REGOUT control code must be used to clock the contents of the VISI register out of the device. Table 3-11 provides the corresponding control and instruction codes that must be serially transmitted to the device to perform this operation.

After the programmer has clocked out the Application ID Word, it must be inspected. If the Application ID has the value, CCh, the Programming Executive is resident in memory and the device can be programmed using the mechanism described in Section 4.0 "Device Programming – Enhanced ICSP". However, if the Application ID has any other value, the Programming Executive is not resident in memory; it must be loaded to memory before the device can be programmed. The procedure for loading the Programming Executive to memory is described in Section 5.4 "Programming the Programming Executive to Memory".

3.12 Exiting ICSP Mode

Exiting Program/Verify mode is done by removing VIH from MCLR, as displayed in Figure 3-9. The only requirement for exit is that an interval, P16, should elapse between the last clock and program signals on PGECx and PGEDx before removing VIH.

FIGURE 3-9: EXITING ICSP™ MODE




TABLE 3-11: SERIAL INSTRUCTION EXECUTION FOR READING THE APPLICATION ID WORD

Command (Binary)	Data (Hex)	Description
Step 1: Exit	Reset vector.	
0000 0000 0000	000000 040200 000000	NOP GOTO 0x200 NOP
Step 2: Initia	alize the TBLPAG re	egister and the Read Pointer (W0) for TBLRD instruction.
0000	200800	MOV #0x80, W0
0000	8802A0	MOV W0, TBLPAG
0000	207F00	MOV #0x07F0, W0
0000	207841	MOV #VISI, W1
0000	000000	NOP
0000	BA0890	TBLRDL [W0], [W1]
0000	000000	NOP
0000	000000	NOP
Step 3: Outp	Step 3: Output the VISI register using the REGOUT command.	
0001	<visi></visi>	Clock out contents of the VISI register
0000	000000	NOP

4.0 DEVICE PROGRAMMING – ENHANCED ICSP

This section discusses programming the device through Enhanced ICSP and the Programming Executive. The Programming Executive resides in executive memory (separate from code memory) and is executed when Enhanced ICSP Programming mode is entered. The Programming Executive provides the mechanism for the programmer (host device) to program and verify the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices, using a simple command set and communication protocol. There are several basic functions provided by the Programming Executive:

- Read Memory
- · Erase Memory
- · Program Memory
- · Blank Check
- · Read Executive Firmware Revision

The Programming Executive performs the low-level tasks required for erasing, programming and verifying a device. This allows the programmer to program the device by issuing the appropriate commands and data. Table 4-1 provides the commands. A detailed description for each command is provided in Section 5.2 "Programming Executive Commands".

TABLE 4-1: COMMAND SET SUMMARY

Command	Description
SCHECK	Sanity Check
READC	Read Device ID Registers
READP	Read Code Memory
PROGP	Program One Row of Code Memory and Verify
PROGW	Program One Word of Code Memory and Verify
QBLANK	Query if the Code Memory is Blank
QVER	Query the Software Version


The Programming Executive uses the device's data RAM for variable storage and program execution. After the Programming Executive has run, no assumptions should be made about the contents of data RAM.

4.1 Overview of the Programming Process

Figure 4-1 displays the high-level overview of the programming process. After entering Enhanced ICSP mode, the Programming Executive is verified. Next, the device is erased. Then, the code memory is programmed, followed by the configuration locations. Code memory (including the Configuration registers) is then verified to ensure that programming was successful.

After the Programming Executive has been verified in memory (or loaded if not present), the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families can be programmed using the command set provided in Table 4-1.

FIGURE 4-1: HIGH-LEVEL ENHANCED ICSP™ PROGRAMMING FLOW




4.2 Confirming the Presence of the Programming Executive

Before programming can begin, the programmer must confirm that the Programming Executive is stored in executive memory. The procedure for this task is displayed in Figure 4-2.

First, ICSP mode is entered. Then, the unique Application ID Word, stored in executive memory, is read. If the Programming Executive is resident, the Application ID Word is CCh, which means programming can resume as normal. However, if the Application ID Word is not CCh, the Programming Executive must be programmed to executive code memory using the method described in Section 5.4 "Programming the Programming Executive to Memory".

Section 3.0 "Device Programming – ICSP" describes the ICSP programming method. Section 3.11 "Reading the Application ID Word" describes the procedure for reading the Application ID Word in ICSP mode.

FIGURE 4-2: CONFIRMING PRESENCE OF PROGRAMMING



4.3 Entering Enhanced ICSP Mode

As displayed in Figure 4-3, entering Enhanced ICSP Program/Verify mode requires three steps:

- 1. The $\overline{\text{MCLR}}$ pin is briefly driven high, then low.
- 2. A 32-bit key sequence is clocked into PGEDx.
- 3. MCLR is then driven high within a specified period and held.


The programming voltage applied to MCLR is VIH, which is essentially VDD in the case of PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices. There is no minimum time requirement for holding at VIH. After VIH is removed, an interval of at least P18 must elapse before presenting the key sequence on PGEDx.

The key sequence is a specific 32-bit pattern: '0100 1101 0100 0011 0100 1000 0101 0000' (more easily remembered as 4D434850h in hexadecimal format). The device will enter Program/Verify mode only if the key sequence is valid. The MSb of the most significant nibble must be shifted in first.

Once the key sequence is complete, VIH must be applied to MCLR and held at that level for as long as Program/Verify mode is to be maintained. An interval of at least time, P19 and P7, must elapse before presenting data on PGEDx. Signals appearing on PGEDx, before P7 has elapsed, will not be interpreted as valid.

On successful entry, the program memory can be accessed and programmed in serial fashion. While in the Program/Verify mode, all unused I/Os are placed in the high-impedance state.

FIGURE 4-3: ENTERING ENHANCED ICSP™ MODE



4.4 Blank Check

The term, "Blank Check", implies verifying that the device has been successfully erased and has no programmed memory locations. A blank or erased memory location is always read as '1'.

The Device ID registers (FF0002h:FF0000h) can be ignored by the Blank Check since this region stores device information that cannot be erased. The device Configuration registers are also ignored by the Blank Check. Additionally, all unimplemented memory space should be ignored by the Blank Check.

The QBLANK command is used for the Blank Check. It determines if the code memory is erased by testing these memory regions. A 'BLANK' or 'NOT BLANK' response is returned. If it is determined that the device is not blank, it must be erased before attempting to program the chip.

4.5 Code Memory Programming


4.5.1 PROGRAMMING METHODOLOGY

Code memory is programmed with the PROGP command. PROGP programs one row of code memory starting from the memory address specified in the command. The number of PROGP commands required to program a device depends on the number of write blocks that must be programmed in the device.

A flowchart for programming the code memory of the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families is displayed in Figure 4-4. In this example, all 87K instruction words of a 256-Kbyte device are programmed. First, the number of commands to send (called 'RemainingCmds' in the flowchart) is set to 1368 and the destination address (called 'BaseAddress') is set to '0'. Next, one write block in the device is programmed with a PROGP command. Each PROGP command contains data for one row of code memory of the device. After the first command is processed successfully, 'RemainingCmds' is decremented by 1 and compared with 0. Since there are more PROGP commands to send, 'BaseAddress' is incremented by 80h to point to the next row of memory.

On the second PROGP command, the second row is programmed. This process is repeated until the entire device is programmed. No special handling must be performed when a panel boundary is crossed.

FIGURE 4-4: FLOWCHART FOR PROGRAMMING CODE MEMORY



4.5.2 PROGRAMMING VERIFICATION

After code memory is programmed, the contents of memory can be verified to ensure that programming was successful. Verification requires code memory to be read back and compared with the copy held in the programmer's buffer.

The READP command can be used to read back all of the programmed code memory.

Alternatively, you can have the programmer perform the verification, after the entire device is programmed, using a checksum computation.

4.6 Configuration Bits Programming

4.6.1 OVERVIEW

The PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families have Configuration bits stored in the last four locations of implemented program memory (see Table 2-2 for locations). These bits can be set or cleared to select various device configurations.

There are two types of Configuration bits: system operation bits and code-protect bits. The system operation bits determine the power-on settings for system level components, such as the oscillator and Watchdog Timer. The code-protect bits prevent program memory from being read and written to.

The tables on the following pages provide the Configuration bit descriptions and their locations within the Flash Configuration Words:

- Table 4-2, PIC24FJXXXDA1/DA2/GB2 families
- Table 4-3, PIC24FJXXXGA3 family
- Table 4-4, PIC24FJXXXGC0 family.

Note: Although not implemented with a specific function, some Configuration bit positions have default states that must always be maintained to ensure device functionality, regardless of the settings of other Configuration bits. Refer to Table 3-7 for a list of

these bit positions and their default states.

TABLE 4-2: PIC24FJXXXDA1/DA2/GB2 CONFIGURATION BIT DESCRIPTIONS

Bit Field	Register ⁽¹⁾	Description
ALTPMP	CW3<12>	Alternate PMP Pin Mapping bit 1 = EPMP is in Default Location mode 0 = EPMP is in Alternate Location mode
ALTVREF	CW1<5>	Alternate VREF Location Enable bit 1 = VREF is on a default pin (VREF+ on RA9 and VREF- on RA10) 0 = VREF is on an alternate pin (VREF+ on RB0 and VREF- on RB1)
DEBUG	CW1<11>	Background Debugger Enable bit 1 = Device resets into Operational mode 0 = Device resets into Debug mode
FCKSM<1:0>	CW2<7:6>	Clock Switching and Fail-Safe Clock Monitor (FSCM) Configuration bits $1x = $ Clock switching and Fail-Safe Clock Monitor are disabled $01 = $ Clock switching is enabled, Fail-Safe Clock Monitor is disabled $00 = $ Clock switching is enabled, Fail-Safe Clock Monitor is enabled
FNOSC<2:0>	CW2<10:8>	Initial Oscillator Source Selection bits 111 = Fast RC Oscillator with Postscaler module (FRCDIV) 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC)
FWDTEN	CW1<7>	Watchdog Timer Enable bit 1 = Watchdog Timer is enabled 0 = Watchdog Timer is disabled
FWPSA	CW1<4>	Watchdog Timer Prescaler bit 1 = WDT prescaler ratio of 1:128 0 = WDT prescaler ratio of 1:32
GCP	CW1<13>	General Segment Program Memory Code Protection bit 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space

- **Note 1:** Bits<23-16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.
 - 2: The JTAGEN bit can be modified using only In-Circuit Serial Programming™ (ICSP™).
 - 3: Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-2: PIC24FJXXXDA1/DA2/GB2 CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

GWRP CW1<12> General Segment Code Flash Write Protection bit 1 = Writes to program memory are allowed 0 = Writes to program memory are disabled ICS<1:0> CW1<9:8> ICD Emulator Pin Placement Select bits 11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use IESO CW2<15> Internal External Switchover bit 1 = Two-Speed Start-up is enabled 0 = Two-Speed Start-up is disabled IOL1WAY CW2<4> IOLOCK Bit One-Way Set Enable bit 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Per Pin Select (PPS) registers cannot be written to a second time of the Union of Union of the Union	
CS<1:0> CW1<9:8> ICD Emulator Pin Placement Select bits 11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use	
11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use	
10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use	
1 = Two-Speed Start-up is enabled 0 = Two-Speed Start-up is disabled IOL1WAY CW2<4> IOLOCK Bit One-Way Set Enable bit 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Pel Pin Select (PPS) registers cannot be written to a second time 0 = The IOLOCK is cleared as needed (provided an unlocking series executed) JTAGEN(2) CW1<14> JTAG Enable bit 1 = JTAG port is enabled 0 = JTAG port is disabled OSCIOFCN CW2<5> OSC2 Pin Function bit (except in XT and HS modes)	
IOL1WAY CW2<4> IOLOCK Bit One-Way Set Enable bit 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Per Pin Select (PPS) registers cannot be written to a second time 0 = The IOLOCK is cleared as needed (provided an unlocking series executed) JTAGEN(2) CW1<14> JTAG Enable bit 1 = JTAG port is enabled 0 = JTAG port is disabled OSCIOFCN CW2<5> OSC2 Pin Function bit (except in XT and HS modes)	
1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Per Pin Select (PPS) registers cannot be written to a second time 0 = The IOLOCK is cleared as needed (provided an unlocking series executed) JTAGEN ⁽²⁾ CW1<14> JTAG Enable bit 1 = JTAG port is enabled 0 = JTAG port is disabled OSCIOFCN CW2<5> OSC2 Pin Function bit (except in XT and HS modes)	
the unlock sequence has been completed. Once set, the Per Pin Select (PPS) registers cannot be written to a second time 0 = The IOLOCK is cleared as needed (provided an unlocking series executed) JTAGEN ⁽²⁾ CW1<14> JTAG Enable bit 1 = JTAG port is enabled 0 = JTAG port is disabled OSCIOFCN CW2<5> OSC2 Pin Function bit (except in XT and HS modes)	
1 = JTAG port is enabled 0 = JTAG port is disabled OSCIOFCN CW2<5> OSC2 Pin Function bit (except in XT and HS modes)	э.
0 = JTAG port is disabled OSCIOFCN CW2<5> OSC2 Pin Function bit (except in XT and HS modes)	
If POSCMD<1:0> = 11 or 00: 1 = OSCO/CLKO/RC15 functions as CLKO (Fosc/2) 0 = OSCO/CLKO/RC15 functions as port I/O (RC15) If POSCMD<1:0> = 10 or 01: OSCIOFCN has no effect on OSCO/CLKO/RC15.	
PLLDIV<2:0> CW2<14:12> USB 96 MHz PLL Prescaler Select bits	
111 = Oscillator input divided by 12 (48 MHz input) 110 = Oscillator input divided by 8 (32 MHz input) 101 = Oscillator input divided by 6 (24 MHz input) 100 = Oscillator input divided by 5 (20 MHz input) 011 = Oscillator input divided by 4 (16 MHz input) 010 = Oscillator input divided by 3 (12 MHz input) 001 = Oscillator input divided by 2 (8 MHz input) 000 = Oscillator input used directly (4 MHz input)	
POSCMD<1:0> CW2<1:0> Primary Oscillator Mode Select bits	
11 = Primary Oscillator is disabled 10 = HS Oscillator mode is selected 01 = XT Oscillator mode is selected 00 = EC Oscillator mode is selected	
PLL96MHZ CW2<11> USB 96 MHz PLL Start-up Enable bit	
1 = 96 MHz PLL is enabled automatically on start-up 0 = 96 MHz PLL is enabled by user in software (controlled with the PLLEN bit in CLKDIV<5>)	

Note 1: Bits<23-16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.

^{2:} The JTAGEN bit can be modified using only In-Circuit Serial Programming™ (ICSP™).

^{3:} Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-2: PIC24FJXXXDA1/DA2/GB2 CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
SOSCSEL<1:0>	CW3<9:8>	SOSC Selection Configuration bits
		11 = Secondary oscillator in Default (high drive strength) Oscillator mode
		10 = Reserved; do not use 01 = Secondary oscillator in Low-Power (low drive strength) Oscillator
		mode
		00 = External Clock (SCLKI) or Digital I/O mode
WDTPS<3:0>	CW1<3:0>	Watchdog Timer Postscaler bits
		1111 = 1:32,768
		1110 = 1:16,384
		0001 = 1:2 0000 = 1:1
WINDIS	CW1<6>	Windowed WDT bit
WINDIS	CVVICO>	1 = Standard Watchdog Timer is enabled
		0 = Windowed Watchdog Timer is enabled; FWDTEN must be '1'
WPCFG	CW3<14>	Configuration Word Code Page Write Protection Select bit
		1 = Last page (at the top of program memory) and Flash Configuration
		Words are not write-protected ⁽³⁾ 0 = Last page and Flash Configuration Words are write-protected
		provided WPDIS = 0
WPDIS	CW3<13>	Segment Write Protection Disable bit
		1 = Segmented code protection is disabled
		0 = Segmented code protection is enabled; protected segment is defined by the WPEND, WPCFG and WPFPx Configuration bits
WPEND	CW3<15>	Segment Write Protection End Page Select bit
		1 = Protected code segment, upper boundary is at the last page of program memory; lower boundary is the code page specified by WPFP<7:0>
		0 = Protected code segment, lower boundary is at the bottom of program
		memory (000000h); upper boundary is the code page specified by
		WPFP<7:0>
WPFP<7:0>	CW3<7:0>	Write-Protected Code Segment Boundary Page bits
		Designate the 512-instruction page that is the boundary of the protected code segment, starting with Page 0 at the bottom of program memory.
		If WPEND = 1:
		First address of designated code page is the lower boundary of the segment;
		the last implemented page will be the last write-protected page.
		If WPEND = 0:
		Last address of designated code page is the upper boundary of the segment.
WUTSEL<1:0>	CW3<11:10>	Voltage Regulator Standby Mode Wake-up Time Select bits
		11 = Default regulator start-up time is used
		01 = Fast regulator start-up time is used
		$x_0 = \text{Reserved}$; do not use

Note 1: Bits<23-16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.

- 2: The JTAGEN bit can be modified using only In-Circuit Serial Programming™ (ICSP™).
- **3:** Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-3: PIC24FJXXXGA3 FAMILY CONFIGURATION BIT DESCRIPTIONS

Bit Field	Register ⁽¹⁾	Description
ALTVRF<1:0>	CW2<12:11>	Alternate VREF/CVREF Location Enable bits 11 = AVREF is in default location and CVREF is in default location 10 = AVREF is in default location and CVREF is in alternate location 01 = AVREF is in alternate location and CVREF is in default location 00 = AVREF and CVREF are in alternate locations
BOREN:BOREN1	CW3<12>: CW2<3>	Brown-out Reset Enable bits 11 = BOR is enabled (outside of Deep Sleep) 10 = Reserved 01 = Reserved 00 = BOR is disabled
DEBUG	CW1<11>	Background Debugger Enable bit 1 = Device resets into Operational mode 0 = Device resets into Debug mode
DSSWEN	CW4<8>	Deep Sleep Software Control bit 1 = Deep Sleep is controlled by the register bit, DSEN 0 = Deep Sleep operation is always disabled
DSWDTEN	CW4<7>	Deep Sleep Watchdog Timer Enable bit 1 = DSWDT is enabled 0 = DSWDT is disabled
DSBOREN	CW4<6>	Deep Sleep BOR Enable bit 1 = BOR is enabled in Deep Sleep 0 = BOR is disabled in Deep Sleep (does not affect Sleep mode)
DSWDTOSC	CW4<5>	DSWDT Reference Clock Select bit 1 = DSWDT uses LPRC as reference clock 0 = DSWDT uses SOSC as reference clock

Note 1: Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.

^{2:} The JTAGEN bit can be modified only using In-Circuit Serial Programming™ (ICSP™).

^{3:} Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-3: PIC24FJXXXGA3 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
DSWDPS<4:0>	CW4<4:0>	Deep Sleep Watchdog Timer Postscale Select bits The DS WDT prescaler is 32; this creates an approximate base time unit of 1 ms. 11111 = 1:68,719,476736 (25.7 days) 11110 = 1:34,359,738368(12.8 days) 11101 = 1:17,179,869184 (6.4 days) 11100 = 1:8,589,934592 (77.0 hours) 11011 = 1:4,294,967296 (38.5 hours) 11001 = 1:2,147,483648 (19.2 hours) 11000 = 1:536,870912 (4.8 hours) 11010 = 1:134,217728 (72.2 minutes) 10110 = 1:34,217728 (72.2 minutes) 10110 = 1:67,108864 (36.1 minutes) 10100 = 1:33,554432 (18.0 minutes) 10011 = 1:16,777216 (9.0 minutes) 10010 = 1:8,388608 (4.5 minutes) 10000 = 1:2,097152 (67.7 s) 01111 = 1:1,048576 (33.825 s) 01110 = 1:524288 (16.912 s) 01101 = 1:65536 (2.114 s) 01010 = 1:332768 (1.057 s) 01001 = 1:6384 (528.5 ms) 01000 = 1:3076 (1.057 s) 01011 = 1:4096 (132.1 ms) 00110 = 1:512 (16.5 ms) 00011 = 1:256 (8.3 ms) 00010 = 1:512 (16.5 ms) 00001 = 1:128 (4.1 ms) 00001 = 1:64 (2.1 ms)
FCKSM<1:0>	CW2<7:6>	$\begin{array}{l} \hbox{\tt 00000 = 1:32 (1 ms)} \\ \hbox{\tt Clock Switching and Fail-Safe Clock Monitor Selection Configuration bits} \\ \hbox{\tt 1x = Clock switching and Fail-Safe Clock Monitor are disabled} \\ \hbox{\tt 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled} \\ \hbox{\tt 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled} \\ \end{array}$
FNOSC<2:0>	CW2<10:8>	Initial Oscillator Source Selection bits 111 = Fast RC Oscillator with Postscaler module (FRCDIV) 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC)

Note 1: Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.

^{2:} The JTAGEN bit can be modified only using In-Circuit Serial Programming[™] (ICSP[™]).

^{3:} Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-3: PIC24FJXXXGA3 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
FWDTEN<1:0>	CW1<6:5>	Watchdog Timer Configuration bits 11 = Watchdog Timer is enabled in hardware 10 = Watchdog Timer is controlled with the SWDTEN bit setting 01 = Watchdog Timer is enabled only while device is active and disabled in Sleep; SWDTEN bit is disabled 00 = Watchdog Timer is disabled in hardware; SWDTEN bit is disabled
FWPSA	CW1<4>	Watchdog Timer Prescaler Ratio Select bit 1 = Watchdog Timer prescaler ratio of 1:128 0 = Watchdog Timer prescaler ratio of 1:32
GCP	CW1<13>	General Segment Program Memory Code Protection bit 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space
GWRP	CW1<12>	General Segment Code Flash Write Protection bit 1 = Writes to program memory are allowed 0 = Writes to program memory are disabled
ICS<1:0>	CW1<9:8>	ICD Emulator Pin Placement Select bits 11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use
IESO	CW2<15>	Internal/External Switchover bit 1 = Two-Speed Start-up is enabled 0 = Two-Speed Start-up is disabled
IOL1WAY	CW2<4>	IOLOCK Bit One-Way Set Enable bit 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select (PPS) registers cannot be written to a second time. 0 = The IOLOCK is cleared as needed (provided an unlocking sequence is executed)
JTAGEN ⁽²⁾	CW1<14>	JTAG Enable bit 1 = JTAG port is enabled 0 = JTAG port is disabled
LPCFG	CW1<10>	Low-Power (Low-Voltage) Regulator Control Enable bit 1 = Low-voltage regulator is disabled, regardless of RETEN bit 0 = Low-voltage regulator feature is available and controlled by RETEN bit during Sleep
OSCIOFCN	CW2<5>	OSC2 Pin Function bit (except in XT and HS modes) If POSCMD<1:0> = 11 or 00: 1 = OSCO/CLKO/RC15 functions as CLKO (Fosc/2) 0 = OSCO/CLKO/RC15 functions as port I/O (RC15) If POSCMD<1:0> = 10 or 01: OSCIOFCN has no effect on OSCO/CLKO/RC15.

Note 1: Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.

^{2:} The JTAGEN bit can be modified only using In-Circuit Serial Programming™ (ICSP™).

^{3:} Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-3: PIC24FJXXXGA3 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
POSCMD<1:0>	CW2<1:0>	Primary Oscillator Mode Select bits 11 = Primary Oscillator mode is disabled 10 = HS Oscillator mode is selected 01 = XT Oscillator mode is selected
SOSCSEL	CW3<8>	00 = EC Oscillator mode is selected SOSC Selection Configuration bit 1 = Secondary Crystal Oscillator (SOSC) mode
VBTBOR	CW3<7>	0 = Digital External Clock (SCLKI) mode VBAT BOR Enable bit 1 = VBAT BOR is enabled 0 = VBAT BOR is disabled
WDTPS<3:0>	CW1<3:0>	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384
WDTWIN<1:0>	CW3<11:10>	Watchdog Timer Window Width bits 00 = 75% 01 = 50% 10 = 37.5% 11 = 25%
WINDIS	CW1<7>	Windowed WDT bit 1 = Standard Watchdog Timer is enabled 0 = Windowed Watchdog Timer is enabled; FWDTEN must be '1'
WPCFG	CW3<14>	Configuration Word Code Page Write Protection Select bit 1 = Last page (at the top of program memory) and Flash Configuration Words are not write-protected 0 = Last page and Flash Configuration Words are write-protected provided WPDIS = 0
WPDIS	CW3<13>	Segment Write Protection Disable bit 1 = Segmented code protection is disabled 0 = Segmented code protection is enabled; protected segment defined by the WPEND, WPCFG and WPFPx Configuration bits
WPEND	CW3<15>	Segment Write Protection End Page Select bit 1 = Protected code segment upper boundary is at the last page of program memory; lower boundary is the code page specified by WPFP<6:0> 0 = Protected code segment lower boundary is at the bottom of program memory (000000h); upper boundary is the code page specified by WPFP<6:0>

Note 1: Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.

^{2:} The JTAGEN bit can be modified only using In-Circuit Serial Programming™ (ICSP™).

^{3:} Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-3: PIC24FJXXXGA3 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
WPFP<6:0>	CW3<6:0>	Write-Protect Program Flash Pages bits (valid when WPDIS = 0) ⁽³⁾ When WPEND = 0: Erase/write-protect Flash memory pages, starting at Page 0 and ending with page WPFP<6:0>. When WPEND = 1: Erase/write-protect Flash memory pages, starting at Page WPFP<6:0> and ending with the last page in user Flash.

- **Note 1:** Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.
 - 2: The JTAGEN bit can be modified only using In-Circuit Serial Programming[™] (ICSP[™]).
 - **3:** Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-4: PIC24FJXXXGC0 FAMILY CONFIGURATION BIT DESCRIPTIONS

Bit Field	Register ⁽¹⁾	Description
ALTADREF ⁽²⁾	CW2<11>	External 12-Bit A/D Reference Location Select bit
		1 = AVREF+/AVREF- are mapped to RA9/RA10, respectively 0 = AVREF+/AVREF- are mapped to RB0/RB1, respectively
ALTCVREF ⁽²⁾	CW2<12>	External Comparator Reference Location Select bit
		1 = CVREF+/CVREF- are mapped to RA9/RA10, respectively 0 = CVREF+/CVREF- are mapped to RB0/RB1, respectively
BOREN	CW3<12>	Brown-out Reset Enable bit
		1 = BOR is enabled in hardware (outside of Deep Sleep)0 = BOR is disabled
DEBUG	CW1<11>	Background Debugger Enable bit
		1 = Device resets into Operational mode
		0 = Device resets into Debug mode
DSSWEN	CW4<8>	Deep Sleep Software Control bit
		1 = Deep Sleep is controlled by the register bit, DSEN0 = Deep Sleep operation is always disabled
DSWDTEN	CW4<7>	Deep Sleep Watchdog Timer Enable bit
		1 = DSWDT is enabled in Deep Sleep
		0 = DSWDT is disabled
DSBOREN	CW4<6>	Deep Sleep BOR Enable bit
		1 = BOR is enabled in Deep Sleep
		0 = BOR is disabled in Deep Sleep (does not affect Sleep mode)
DSWDTOSC	CW4<5>	DSWDT Reference Clock Select bit
		1 = DSWDT uses LPRC as reference clock
		0 = DSWDT uses SOSC as reference clock

- **Note 1:** Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.
 - 2: Voltage reference selection is not available on 64-pin devices. These positions must always be programmed (= 0) on these devices.
 - 3: Implemented on 100-pin and 121-pin devices only. This bit position must be '1' on 64-pin and 80-pin devices.
 - **4:** The JTAGEN bit can be modified only using In-Circuit Serial Programming[™] (ICSP[™]).
 - 5: Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-4: PIC24FJXXXGC0 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
Bit Field DSWDPS<4:0>	Register ⁽¹⁾ CW4<4:0>	Deep Sleep Watchdog Timer Postscale Select bits The DS WDT prescaler is 32; this creates an approximate base time unit of 1 ms. 11111 = 1:68,719,476736 (25.7 days) 11110 = 1:34,359,738368(12.8 days) 11101 = 1:17,179,869184 (6.4 days) 11100 = 1:8,589,934592 (77.0 hours) 11011 = 1:4,294,967296 (38.5 hours) 11010 = 1:2,147,483648 (19.2 hours) 11001 = 1:1,073,741824 (9.6 hours) 11000 = 1:536,870912 (4.8 hours) 10111 = 1:268,435456 (2.4 hours) 10110 = 1:134,217728 (72.2 minutes) 10110 = 1:67,108864 (36.1 minutes) 10101 = 1:67,108864 (36.1 minutes) 10010 = 1:8,388608 (4.5 minutes) 10010 = 1:8,388608 (4.5 minutes) 10011 = 1:10,048576 (33.825 s) 01111 = 1:1,048576 (33.825 s) 01110 = 1:524288 (16.912 s) 01101 = 1:262114 (8.456 s) 01100 = 1:131072 (4.228 s) 01011 = 1:65536 (2.114 s)
FCKSM<1:0>	CW2<7:6>	01100 = 1:131072 (4.228 s) 01011 = 1:65536 (2.114 s) 01010 = 1:32768 (1.057 s) 01001 = 1:16384 (528.5 ms) 01000 = 1:8192 (264.3 ms) 00111 = 1:4096 (132.1 ms) 00110 = 1:2048 (66.1 ms) 00101 = 1:1024 (33 ms) 00100 = 1:512 (16.5 ms) 00011 = 1:256 (8.3 ms) 00010 = 1:128 (4.1 ms) 00001 = 1:64 (2.1 ms) 00000 = 1:32 (1 ms) Clock Switching and Fail-Safe Clock Monitor Selection Configuration bits 1x = Clock switching and Fail-Safe Clock Monitor are disabled
		01 = Clock switching and Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled

- **Note 1:** Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.
 - 2: Voltage reference selection is not available on 64-pin devices. These positions must always be programmed (= 0) on these devices.
 - **3:** Implemented on 100-pin and 121-pin devices only. This bit position must be '1' on 64-pin and 80-pin devices.
 - **4:** The JTAGEN bit can be modified only using In-Circuit Serial Programming[™] (ICSP[™]).
 - 5: Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-4: PIC24FJXXXGC0 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
FNOSC<2:0>	CW2<10:8>	Initial Oscillator Source Selection bits 111 = Fast RC Oscillator with Postscaler module (FRCDIV) 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC)
FWDTEN<1:0>	CW1<7:6>	Watchdog Timer Configuration bits 11 = Watchdog Timer is enabled in hardware 10 = Watchdog Timer is controlled with the SWDTEN bit setting 01 = Watchdog Timer is enabled only while device is active and disabled in Sleep; SWDTEN bit is disabled 00 = Watchdog Timer is disabled in hardware; SWDTEN bit is disabled
FWPSA	CW1<4>	Watchdog Timer Prescaler Ratio Select bit 1 = Watchdog Timer prescaler ratio of 1:128 0 = Watchdog Timer prescaler ratio of 1:32
GCP	CW1<13>	General Segment Program Memory Code Protection bit 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space
GWRP	CW1<12>	General Segment Code Flash Write Protection bit 1 = Writes to program memory are allowed 0 = Writes to program memory are disabled
I2C2SEL	CW4<14>	Alternate I2C2 Location Select bit ⁽³⁾ 1 = I2C2 is multiplexed to SDA2/RA3 and SCL2/RA2 (default) 0 = I2C2 is multiplexed to SDA2/RF4 and SCL2/RF5
ICS<1:0>	CW1<9:8>	ICD Emulator Pin Placement Select bits 11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use
IESO	CW2<15>	Internal External Switchover bit 1 = Two-Speed Start-up is enabled 0 = Two-Speed Start-up is disabled
IOL1WAY	CW4<15>	IOLOCK Bit One-Way Set Enable bit 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select (PPS) registers cannot be written to a second time. 0 = The IOLOCK is cleared as needed (provided an unlocking sequence is executed)

- **Note 1:** Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.
 - 2: Voltage reference selection is not available on 64-pin devices. These positions must always be programmed (= 0) on these devices.
 - 3: Implemented on 100-pin and 121-pin devices only. This bit position must be '1' on 64-pin and 80-pin devices
 - **4:** The JTAGEN bit can be modified only using In-Circuit Serial Programming[™] (ICSP[™]).
 - 5: Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-4: PIC24FJXXXGC0 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
JTAGEN ⁽⁴⁾	CW1<14>	JTAG Enable bit 1 = JTAG port is enabled 0 = JTAG port is disabled
LPCFG	CW1<10>	Low-Power (Low-Voltage) Regulator Control Enable bit 1 = Low-voltage regulator is disabled, regardless of RETEN bit 0 = Low-voltage regulator feature is available and controlled by RETEN bit during Sleep
OSCIOFCN	CW2<5>	OSC2 Pin Function bit (except in XT and HS modes) If POSCMD<1:0> = 11 or 00: 1 = OSCO/CLKO/RC15 functions as CLKO (Fosc/2) 0 = OSCO/CLKO/RC15 functions as port I/O (RC15) If POSCMD<1:0> = 10 or 01: OSCIOFCN has no effect on OSCO/CLKO/RC15
PLLDIV<3:0>	CW4<13:10>	PLL Input Prescaler Select bits 1111 = PLL is disabled 1110 = } . } . } Reserved; do not use . } 1000 = } 0111 = Oscillator divided by 12 (48 MHz input) 0110 = Oscillator divided by 8 (32 MHz input) 0101 = Oscillator divided by 6 (24 MHz input) 0100 = Oscillator divided by 5 (20 MHz input) 0101 = Oscillator divided by 4 (16 MHz input) 0010 = Oscillator divided by 3 (12 MHz input) 0011 = Oscillator divided by 2 (8 MHz input) 0001 = Oscillator divided by 2 (8 MHz input) 0000 = Oscillator used directly (4 MHz input)
POSCMD<1:0>	CW2<1:0>	Primary Oscillator Mode Select bits 11 = Primary Oscillator is disabled 10 = HS Oscillator mode is selected 01 = XT Oscillator mode is selected 00 = EC Oscillator mode is selected
RTCBAT	CW4<9>	RTCC VBAT Battery Operation Enable bit 1 = RTCC operation continues while in VBAT mode 0 = RTCC operation stops in VBAT mode
SOSCSEL	CW3<8>	SOSC Selection Configuration bit 1 = Secondary Crystal Oscillator (SOSC) mode 0 = Digital External Clock (SCLKI) mode

- **Note 1:** Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.
 - 2: Voltage reference selection is not available on 64-pin devices. These positions must always be programmed (= 0) on these devices.
 - **3:** Implemented on 100-pin and 121-pin devices only. This bit position must be '1' on 64-pin and 80-pin devices.
 - **4:** The JTAGEN bit can be modified only using In-Circuit Serial Programming[™] (ICSP[™]).
 - **5:** Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-4: PIC24FJXXXGC0 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
VBTBOR	CW2<14>	VBAT BOR Enable bit 1 = VBAT BOR is enabled 0 = VBAT BOR is disabled
WDTCLK<1:0>	CW2<4:3>	WDT Clock Source Select bits When WDTCMX = 1: 11 = WDT uses LPRC 10 = WDT uses 31 kHz source from FRC when active in Windowed WDT mode and when not using LPRC as the system clock; uses LPRC during Sleep mode and for all other settings 01 = WDT uses SOSC input 00 = WDT uses system clock when active, LPRC while in Sleep mode When WDTCMX = 0: WDTCLK bits are ignored, LPRC is the WDT clock source
WDTCMX	CW2<13>	Watchdog Timer Clock Multiplex Select bit 1 = WDT clock source is determined by the WDTCLK Configuration bits 0 = WDT always uses LPRC as its clock source
WDTPS<3:0>	CW1<3:0>	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384
WDTWIN<1:0>	CW3<10:9>	Watchdog Timer Window Width bits 00 = 75% 01 = 50% 10 = 37.5% 11 = 25%
WINDIS	CW1<5>	Windowed WDT bit 1 = Standard Watchdog Timer is enabled 0 = Windowed Watchdog Timer is enabled; FWDTEN must be '1'
WPCFG	CW3<14>	Configuration Word Code Page Write Protection Select bit 1 = Last page (at the top of program memory) and Flash Configuration Words are not write-protected 0 = Last page and Flash Configuration Words are write-protected provided WPDIS = 0
WPDIS	CW3<13>	Segment Write Protection Disable bit 1 = Segmented code protection is disabled 0 = Segmented code protection is enabled; protected segment is defined by the WPEND, WPCFG and WPFPx Configuration bits

- **Note 1:** Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.
 - **2:** Voltage reference selection is not available on 64-pin devices. These positions must always be programmed (= 0) on these devices.
 - **3:** Implemented on 100-pin and 121-pin devices only. This bit position must be '1' on 64-pin and 80-pin devices.
 - **4:** The JTAGEN bit can be modified only using In-Circuit Serial Programming[™] (ICSP[™]).
 - 5: Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

TABLE 4-4: PIC24FJXXXGC0 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

Bit Field	Register ⁽¹⁾	Description
WPEND	CW3<15>	Segment Write Protection End Page Select bit
		1 = Protected code segment upper boundary is at the last page of program memory; lower boundary is the code page specified by WPFP<6:0> ⁽⁵⁾
		0 = Protected code segment lower boundary is at the bottom of program memory (000000h); upper boundary is the code page specified by WPFP<6:0>
WPFP<6:0>	CW3<6:0>	Write-Protect Program Flash Pages bits (valid when WPDIS = 0) ⁽⁵⁾
		When WPEND = 0:
		Erase/write-protect Flash memory pages, starting at Page 0 and ending with Page WPFP<6:0>
		When WPEND = 1:
		Erase/write-protect Flash memory pages, starting at Page WPFP<6:0> and ending with the last page in user Flash

- **Note 1:** Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any of the Configuration Words would be interpreted as a NOP opcode.
 - 2: Voltage reference selection is not available on 64-pin devices. These positions must always be programmed (= 0) on these devices.
 - 3: Implemented on 100-pin and 121-pin devices only. This bit position must be '1' on 64-pin and 80-pin devices.
 - **4:** The JTAGEN bit can be modified only using In-Circuit Serial Programming[™] (ICSP[™]).
 - 5: Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words page, the Configuration Words page will be protected

4.6.2 PROGRAMMING METHODOLOGY

Configuration bits may be programmed, a single word at a time, using the PROGW command. This command specifies the configuration data and Configuration register address. When Configuration bits are programmed, any unimplemented or reserved bits must be programmed with a '1'.

Four PROGW commands are required to program the Configuration bits. See Figure 4-5 for a flowchart for Configuration bit programming.


Note:

If the General Segment Code-Protect bit (GCP) is programmed to '0', code memory is code-protected and cannot be read. Code memory must be verified before enabling read protection. See Section 4.6.4 "Code-Protect Configuration Bits" for more information about code-protected Configuration bits.

4.6.3 PROGRAMMING VERIFICATION

After the Configuration bits are programmed, the contents of memory should be verified to ensure that the programming was successful. Verification requires the Configuration bits to be read back and compared with the copy held in the programmer's buffer. The READP command reads back the programmed Configuration bits and verifies that the programming was successful.

FIGURE 4-5: CONFIGURATION BIT PROGRAMMING FLOW



4.6.4 CODE-PROTECT CONFIGURATION BITS

PIC24FJXXXDA1/DA2/GB2/GA3/GC0 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time. Additional information is available in the product data sheet.

4.6.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space; it has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to the program memory are blocked.

4.6.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices can be located by the user anywhere in the program space, and configured in a wide range of sizes.


Code segment protection provides an added level of protection to a designated area of program memory by disabling the NVM safety interlock, whenever a write or erase address falls, within a specified range. It does not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

Note: Chip Erasing in ICSP mode is the only way to reprogram code-protect bits from an ON state ('0') to an OFF state ('1').

4.7 Exiting Enhanced ICSP Mode

Exiting Program/Verify mode is done by removing VIH from MCLR, as displayed in Figure 4-6. The only requirement for exit is that an interval, P16, should elapse between the last clock, and program signals on PGECx and PGEDx, before removing VIH.

FIGURE 4-6: EXITING ENHANCED ICSP™ MODE



5.0 THE PROGRAMMING EXECUTIVE

Note: The Programming Executive (PE) can be located within the following folder within your installation of MPLAB® IDE: Microchip\MPLAB IDE\REAL ICE and then select the Hex PE file: RIPE_01c_xxxxxx.hex.

5.1 Programming Executive Communication

The programmer and Programming Executive have a master-slave relationship, where the programmer is the master programming device and the Programming Executive is the slave.

All communication is initiated by the programmer in the form of a command. Only one command at a time can be sent to the Programming Executive. In turn, the Programming Executive only sends one response to the programmer after receiving and processing a command. The Programming Executive command set is described in Section 5.2 "Programming Executive Commands". The response set is described in Section 5.3 "Programming Executive Responses".

5.1.1 COMMUNICATION INTERFACE AND PROTOCOL

The Enhanced ICSP interface is a 2-wire SPI, implemented using the PGECx and PGEDx pins. The PGECx pin is used as a clock input pin and the clock source must be provided by the programmer. The PGEDx pin is used for sending command data to, and receiving response data from, the Programming Executive.

Data transmits to the device must change on the rising edge and hold on the falling edge. Data receives from the device must change on the falling edge and hold on the rising edge.

All data transmissions are sent, MSb first, using 16-bit mode (see Figure 5-1).

FIGURE 5-1: PROGRAMMING
EXECUTIVE SERIAL
TIMING FOR DATA





FIGURE 5-2: PROGRAMMING EXECUTIVE SERIAL TIMING FOR DATA TRANSMITTED TO DEVICE



Since a 2-wire SPI is used, and data transmissions are half-duplex, a simple protocol is used to control the direction of PGEDx. When the programmer completes a command transmission, it releases the PGEDx line and allows the Programming Executive to drive this line high. The Programming Executive keeps the PGEDx line high to indicate that it is processing the command.

After the Programming Executive has processed the command, it brings PGEDx low for 15 μ s to indicate to the programmer that the response is available to be clocked out. The programmer can begin to clock out the response, 23 μ s after PGEDx is brought low, and it must provide the necessary amount of clock pulses to receive the entire response from the Programming Executive.

After the entire response is clocked out, the programmer should terminate the clock on PGECx until it is time to send another command to the Programming Executive. See Figure 5-3 for this protocol.

5.1.2 SPI RATE

In Enhanced ICSP mode, the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 devices operate from the Internal Fast RC Oscillator (FRCDIV), which has a nominal frequency of 8 MHz. This oscillator frequency yields an effective system clock frequency of 4 MHz. To ensure that the programmer does not clock too fast, it is recommended that a 4 MHz clock be provided by the programmer.


5.1.3 TIME-OUTS

The Programming Executive uses no Watchdog Timer or time-out for transmitting responses to the programmer. If the programmer does not follow the flow control mechanism using PGECx, as described in **Section 5.1.1 "Communication Interface and Protocol"**, it is possible that the Programming Executive will behave unexpectedly while trying to send a response

to the programmer. Since the Programming Executive has no time-out, it is imperative that the programmer correctly follow the described communication protocol.

As a safety measure, the programmer should use the command time-outs identified and provided in Table 5-1. If the command time-out expires, the programmer should reset the Programming Executive and start programming the device again.

FIGURE 5-3: PROGRAMMING EXECUTIVE – PROGRAMMER COMMUNICATION PROTOCOL



5.2 Programming Executive Commands

The Programming Executive command set is provided in Table 5-1. This table contains the opcode, mnemonic, length, time-out and description for each command. Functional details on each command are provided in Section 5.2.4 "Command Descriptions".

5.2.1 COMMAND FORMAT

All Programming Executive commands have a general format, consisting of a 16-bit header and any required data for the command (see Figure 5-4). The 16-bit header consists of a 4-bit opcode field, which is used to identify the command, followed by a 12-bit command length field.

FIGURE 5-4: COMMAND FORMAT

15 12	11	0
Opcode	Length	
Comm	nand Data First Word (if required)	
	•	
	•	
Comm	nand Data Last Word (if required)	

The command opcode must match one of those in the command set. Any command that is received, which does not match the list in Table 5-1, will return a "NACK" response (see **Section 5.3.1.1 "Opcode Field"**).

The command length is represented in 16-bit words since the SPI operates in 16-bit mode. The Programming Executive uses the command length field to determine the number of words to read from the SPI port. If the value of this field is incorrect, the command will not be properly received by the Programming Executive.

5.2.2 PACKED DATA FORMAT

When 24-bit instruction words are transferred across the 16-bit SPI interface, they are packed to conserve space using the format displayed in Figure 5-5. This format minimizes traffic over the SPI and provides the Programming Executive with data that is properly aligned for performing Table Write operations.

FIGURE 5-5: PACKED INSTRUCTION WORD FORMAT

15		8	7		0	
LSW1						
	MSB2			MSB1		
	LSW2					

LSWx: Least Significant 16 bits of instruction word MSBx: Most Significant Bytes of instruction word

Note: When the number of instruction words transferred is odd, MSB2 is zero and LSW2 cannot be transmitted.

5.2.3 PROGRAMMING EXECUTIVE ERROR HANDLING

The Programming Executive will "NACK" all unsupported commands. Additionally, due to the memory constraints of the Programming Executive, no checking is performed on the data contained in the programmer command. It is the responsibility of the programmer to command the Programming Executive with valid command arguments or the programming operation may fail. Additional information on error handling is provided in Section 5.3.1.3 "QE_Code Field".

TABLE 5-1: PROGRAMMING EXECUTIVE COMMAND SET

Opcode	Mnemonic	Length (16-bit words)	Time-out	Description
0h	SCHECK	1	1 ms	Sanity check.
1h	READC	3	1 ms	Read an 8-bit word from the specified Device ID register.
2h	READP	4	1 ms/row	Read N 24-bit instruction words of code memory, starting from the specified address.
3h	RESERVED	N/A	N/A	This command is reserved; it will return a NACK.
4h	PROGC	4	5 ms	Write an 8-bit word to the specified Device ID registers.
5h	PROGP	99	5 ms	Program one row of code memory at the specified address, then verify. (1)
6h	RESERVED	5	5 ms	This command is reserved; it will return a NACK.
7h	RESERVED	N/A	N/A	This command is reserved; it will return a NACK.
8h	RESERVED	N/A	N/A	This command is reserved; it will return a NACK.
9h	RESERVED	N/A	N/A	This command is reserved; it will return a NACK.
Ah	RESERVED	N/A	N/A	This command is reserved.
Bh	QVER	1	1 ms	Query the Programming Executive software version.
Ch	RESERVED	N/A	N/A	This command is reserved; it will return a NACK.
Dh	PROGW	4	5 ms	Program one instruction word of code memory at the specified address and then verify.
Eh	QBLANK	3	30 ms/Kbyte	Query if the code memory is blank.

Note 1: One row of code memory consists of (64) 24-bit words. Refer to Table 2-2 for device-specific information.

5.2.4 COMMAND DESCRIPTIONS

All commands supported by the Programming Executive are described in Section 5.2.5 "SCHECK Command" through Section 5.2.12 "QVER Command".

5.2.5 SCHECK COMMAND

15	12	11		0
	Opcode		Length	

Field	Description
Opcode	Oh
Length	1h

The SCHECK command instructs the Programming Executive to do nothing but generate a response. This command is used as a "Sanity Check" to verify that the Programming Executive is operational.

Expected Response (2 words):

1000h 0002h

Note: This instruction is not required for programming; it is provided for development purposes only.

5.2.6 READC COMMAND

15	12	11	8 7	0
Орс	ode		Length	
	N	I	Addr_MSI	3
Addr_LS				

Field	Description
Opcode	1h
Length	3h
N	Number of 8-bit Device ID registers to read (max. of 256)
Addr_MSB	MSB of 24-bit source address
Addr_LS	Least Significant 16 bits of 24-bit source address

The READC command instructs the Programming Executive to read N or Device ID registers, starting from the 24-bit address specified by Addr_MSB and Addr_LS. This command can only be used to read 8-bit or 16-bit data.

When this command is used to read Device ID registers, the upper byte in every data word returned by the Programming Executive is 00h and the lower byte contains the Device ID register value.

Expected Response (4 + 3 * (N - 1)/2 words for N odd):

1100h

2 + N

Device ID Register 1

..

Device ID Register N

Note:	Reading unimplemented memory will
	cause the Programming Executive to
	reset. Ensure that only memory locations
	present on a particular device are
	accessed.

5.2.7 READP COMMAND

15	12	11	8	7		Ü
Opcode			Leng	gth		
	N					
	Reserved				Addr_MSB	
	Addr_LS					

Field	Description
Opcode	2h
Length	4h
N	Number of 24-bit instructions to read (max. of 32768)
Reserved	0h
Addr_MSB	MSB of 24-bit source address
Addr_LS	Least Significant 16 bits of 24-bit source address

The READP command instructs the Programming Executive to read N 24-bit words of code memory, including Configuration Words, starting from the 24-bit address specified by Addr_MSB and Addr_LS. This command can only be used to read 24-bit data. All data returned in response to this command uses the packed data format described in Section 5.2.2 "Packed Data Format".

Expected Response (2 + 3 * N/2 Words for N Even):

1200h

2 + 3 * N/2

Least Significant Program Memory Word 1

. . .

Least Significant Data Word N

Expected Response (4 + 3 * (N - 1)/2 Words for N Odd):

1200h

4 + 3 * (N - 1)/2

Least Significant Program Memory Word 1

...

MSB of Program Memory Word N (zero-padded)

Note: Reading unimplemented memory will cause the Programming Executive to reset. Ensure that only memory locations present on a particular device are accessed.

5.2.8 PROGC COMMAND

15 12	11	0	1	U
Opcode			Length	
Reserved			Addr_MSB	
Addr_			LS	
Data				

Field	Description
Opcode	4h
Length	4h
Reserved	0h
Addr_MSB	MSB of the 24-bit destination address
Addr_LS	Least Significant 16 bits of the 24-bit destination address
Data	8-bit data word

The PROGC command instructs the Programming Executive to program a single Device ID register located at the specified memory address.

After the specified data word has been programmed to code memory, the Programming Executive verifies the programmed data against the data in the command.

Expected Response (2 Words):

1400h

0002h

5.2.9 PROGP COMMAND

15	12	11	8	7		0
Opc	ode			L	ength	
Reserved			Addr_MSB			
Addr_LS						
D_1						
	D_2					
D_96						

Field	Description	
Opcode	5h	
Length	63h	
Reserved	0h	
Addr_MSB MSB of the 24-bit destination addres		
Addr_LS	Least Significant 16 bits of the 24-bit destination address	
D_1	16-bit Data Word 1	
D_2	16-bit Data Word 2	
	16-bit Data Word 3 through 95	
D_96	16-bit Data Word 96	

The PROGP command instructs the Programming Executive to program one row of code memory, including Configuration Words (64 instruction words), to the specified memory address. Programming begins with the row address specified in the command. The destination address should be a multiple of 80h.

The data to program to memory, located in command words, D_1 through D_96, must be arranged using the packed instruction word format displayed in Figure 5-5.

After all data has been programmed to code memory, the Programming Executive verifies the programmed data against the data in the command.

Expected Response (2 Words):

1500h 0002h

Note: Refer to Table 2-2 for code memory size information.

5.2.10 PROGW COMMAND

12 11

15

15 12	11	0	1	U
Opcode			Length	
Data_	MSB		Addr_M	SB
Addr_LS				
Data_LS				

Field	Description		
Opcode	Dh		
Length	4h		
Reserved	0h		
Addr_MSB	MSB of the 24-bit destination addre		
Addr_LS	Least Significant 16 bits of the 24-bit destination address		
Data_MSB	MSB of 24-bit data		
Data_LS	Least Significant 16 bits of the 24-bit data		

The PROGW command instructs the Programming Executive to program one word of code memory (3 bytes) to the specific memory address.

After the word has been programmed to code memory, the Programming Executive verifies the programmed data against the data in the command.

Expected Response (2 words):

1600h 0002h

QBLANK COMMAND 5.2.11

15	12	11	0
Opco	ode	Length	
		PSize MSW	

Opcode	ode Length		
PSize_MSW			
PSize_LSW			

Field	Description
Opcode	Ah
Length	3h
PSize	Length of program memory to check in 24-bit words plus one (max. of 49152)

The QBLANK command queries the Programming Executive to determine if the contents of code memory and code-protect Configuration bits (GCP and GWRP) are blank (contain all '1's). The size of code memory to check must be specified in the command.

The Blank Check for code memory begins at 0h and advances toward larger addresses for the specified number of instruction words.

QBLANK returns a QE_Code of F0h if the specified code memory and code-protect bits are blank; otherwise, QBLANK returns a QE_Code of 0Fh.

Expected Response (2 Words for Blank Device):

1AF0h

0002h

Expected Response (2 Words for non-Blank device):

1A0Fh

0002h

Note: QBLANK does not check the system operation Configuration bits, since these bits are not set to '1' when a Chip Erase is performed.

QVER COMMAND 5.2.12

15 12	11	0
Opcode	Length	

Field	Description
Opcode	Bh
Length	1h

The QVER command queries the version of the Programming Executive software stored in test memory. The "version.revision" information is returned in the response's QE_Code using a single byte with the following format: main version in upper nibble and revision in the lower nibble (i.e., 23h means Version 2.3 of Programming Executive software).

Expected Response (2 Words):

1BMNh (where "MN" stands for Version M.N) 0002h

5.3 Programming Executive Responses

The Programming Executive sends a response to the programmer for each command that it receives. The response indicates if the command was processed correctly. It includes any required response data or error data.

The Programming Executive response set is provided in Table 5-2. This table contains the opcode, mnemonic and description for each response. The response format is described in **Section 5.3.1** "Response Format".

TABLE 5-2: PROGRAMMING EXECUTIVE RESPONSE OPCODES

Opcode	Mnemonic	Description
1h	PASS	Command is successfully processed
2h	FAIL	Command is unsuccessfully processed
3h	NACK	Command is not known

5.3.1 RESPONSE FORMAT

All Programming Executive responses have a general format, consisting of a two-word header and any required data for the command.

15 12	11 8	7	0	
Opcode	Last_Cmd	QE_Code		
Length				
D_1 (if applicable)				
D_N (if applicable)				

Field	Description			
Opcode	Response opcode			
Last_Cmd	Programmer command that generated the response			
QE_Code	Query code or error code			
Length	Response length in 16-bit words (includes 2 header words)			
D_1	First 16-bit data word (if applicable)			
D_N	Last 16-bit data word (if applicable)			

5.3.1.1 Opcode Field

The opcode is a 4-bit field in the first word of the response. The opcode indicates how the command was processed (see Table 5-2). If the command was processed successfully, the response opcode is PASS. If there was an error in processing the command, the response opcode is FAIL and the QE_Code indicates the reason for the failure. If the command sent to the Programming Executive is not identified, the Programming Executive returns a NACK response.

5.3.1.2 Last Cmd Field

The Last_Cmd is a 4-bit field in the first word of the response and indicates the command that the Programming Executive processed. Since the Programming Executive can only process one command at a time, this field is technically not required. However, it can be used to verify that the Programming Executive correctly received the command that the programmer transmitted.

5.3.1.3 QE Code Field

The QE_Code is a byte in the first word of the response. This byte is used to return data for query commands and error codes for all other commands.

When the Programming Executive processes one of the two query commands (QBLANK or QVER), the returned opcode is always PASS and the QE_Code holds the query response data. The format of the QE_Code for both queries is provided in Table 5-3.

TABLE 5-3: QE Code FOR QUERIES

Query	QE_Code
QBLANK	0Fh = Code memory is NOT blank F0h = Code memory is blank
QVER	0xMN, where Programming Executive Software Version = M.N (i.e., 32h means Software Version 3.2)

When the Programming Executive processes any command other than a query, the QE_Code represents an error code. Supported error codes are provided in Table 5-4. If a command is successfully processed, the returned QE_Code is set to 0h, which indicates that there was no error in the command processing. If the verification of the programming for the PROGP or PROGC command fails, the QE_Code is set to 1h. For all other Programming Executive errors, the QE_Code is 2h.

TABLE 5-4: QE_Code FOR NON-QUERY COMMANDS

QE_Code	Description
0h	No error
1h	Verify failed
2h	Other error

5.3.1.4 Response Length

The response length indicates the length of the Programming Executive's response in 16-bit words. This field includes the 2 words of the response header.

With the exception of the response for the READP command, the length of each response is only 2 words.

The response to the READP command uses the packed instruction word format, described in **Section 5.2.2 "Packed Data Format"**. When reading an odd number of program memory words (N odd), the response to the READP command is (3 * (N + 1)/2 + 2) words. When reading an even number of program memory words (N even), the response to the READP command is (3 * N/2 + 2) words.

5.4 Programming the Programming Executive to Memory

5.4.1 OVERVIEW

If it is determined that the Programming Executive is not present in executive memory (as described in Section 4.2 "Confirming the Presence of the Programming Executive"), it must be programmed into executive memory using ICSP, as described in Section 3.0 "Device Programming – ICSP".

Storing the Programming Executive to executive memory is similar to normal programming of code memory. Namely, the executive memory must be erased and then the Programming Executive must be programmed, 64 words at a time. Table 5-5 provides this control flow.

Note:

The Programming Executive must always be erased before it is programmed, as described in Table 5-5.

TABLE 5-5: PROGRAMMING THE PROGRAMMING EXECUTIVE

Command		Data	
(Binary		(Hex)	Description
Step 1:	Exit	Reset vector and e	rase executive memory.
0000		000000	NOP
0000		040200	GOTO 0x200
0000		000000	NOP
Step 2:	Initia	lize the NVMCON	register to erase executive memory.
0000		240420	MOV #0x4042, W0
0000		883B00	MOV W0, NVMCON
Step 3:	Initia	lize the Erase Poin	nters to the first page of executive and then initiate the erase cycle.
0000		200800	MOV #0x80, W0
0000		8802A0	MOV W0, TBLPAG
0000		200001	MOV #0x0, W1
0000		000000	NOP
0000		BB0881	TBLWTL W1, [W1]
0000		000000	NOP
0000		000000	NOP
0000		A8E761	BSET NVMCON, #15
0000		000000	NOP
0000		000000	NOP
Step 4:	Repe	eat this step to poll	the WR bit (bit 15 of NVMCON) until it is cleared by the hardware.
0000		040200	GOTO 0x200
0000		000000	NOP
0000		803B02	MOV NVMCON, W2
0000		883C22	MOV W2, VISI
0001		000000	NOP
		<visi></visi>	Clock out contents of the VISI register.
0000		000000	NOP
Step 5:	Repe	eat Steps 3 and 4 to	o erase the second page of executive memory. The W1 Pointer should be
			point to the second page.
Step 6:	Initia	lize the NVMCON	register to program 64 instruction words.
0000		240010	MOV #0x4001, W0
0000		883B00	MOV W0, NVMCON
Step 7:	Initia	llize the TBLPAG re	egister and the Write Pointer (W7).
0000		200800	MOV #0x80, W0
0000		8802A0	MOV W0, TBLPAG
0000		EB0380	CLR W7
0000		000000	NOP

TABLE 5-5: PROGRAMMING THE PROGRAMMING EXECUTIVE (CONTINUED)

Comman (Binary)		Description
		ext four words of packed Programming Executive code and initialize W6 for ming starts from the base of executive memory (800000h), using W6 as a Read
	Pointer and W7 as a W	
0000	2 <lsw0>0</lsw0>	MOV # <lsw0>, W0</lsw0>
0000	2 <msb1:msb0>1</msb1:msb0>	MOV # <msb1:msb0>, W1</msb1:msb0>
0000	2 <lsw1>2</lsw1>	MOV # <lsw1>, W2</lsw1>
0000	2 <lsw2>3</lsw2>	MOV # <lsw2>, W3</lsw2>
0000	2 <msb3:msb2>4</msb3:msb2>	MOV # <msb3:msb2>, W4</msb3:msb2>
0000	2 <lsw3>5</lsw3>	MOV # <lsw3>, W5</lsw3>
•	`	V6) and load the (next four write) latches.
0000	EB0300	CLR W6
0000	000000	NOP
0000	BB0BB6	TBLWTL [W6++], [W7]
0000	000000	NOP
0000	000000	NOP
0000	BBDBB6	TBLWTH.B[W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BBEBB6	TBLWTH.B[W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BB0BB6	TBLWTL [W6++], [W7]
0000	000000	NOP
0000	000000	NOP
0000	BBDBB6	TBLWTH.B [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BBEBB6	TBLWTH.B[W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
Step 10: R	Repeat Steps 8 and 9,	16 times, to load the write latches for the 64 instructions.
Step 11: Ir	nitiate the programmin	g cycle.
0000	A8E761	BSET NVMCON, #15
0000	000000	NOP
0000	000000	NOP
Step 12: R	Repeat this step to poll	the WR bit (bit 15 of NVMCON) until it is cleared by the hardware.
0000	040200	GOTO 0x200
0000	000000	NOP
0000	803B02	MOV NVMCON, W2
0000	883C22	MOV W2, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of the VISI register.
0000	000000	NOP
Step 13: R	Reset the device intern	al PC.
0000	040200	GOTO 0x200
0000	000000	NOP

TABLE 5-5: PROGRAMMING THE PROGRAMMING EXECUTIVE (CONTINUED)

Command (Binary)	Data (Hex)	Description	
Step 14: Repe	eat Steps 8 through	13 until all 16 rows of executive memory have been programmed.	

5.4.2 PROGRAMMING VERIFICATION

After the Programming Executive has been programmed to executive memory using ICSP, it must be verified. Verification is performed by reading out the contents of executive memory and comparing it with the image of the Programming Executive stored in the programmer.

Reading the contents of executive memory can be performed using the same technique described in **Section 3.8 "Reading Code Memory"**.

A procedure for reading executive memory is provided in Table 5-6. Note that in Step 2, the TBLPAG register is set to 80h, such that executive memory may be read. The last eight words of executive memory should be verified with stored values of the Diagnostic and Calibration Words to ensure accuracy.

TABLE 5-6: READING EXECUTIVE MEMORY

IABLE 3-0.	KLADINO							
Command Data (Binary) (Hex)		Description						
Step 1: Exit	the Reset vecto	r.						
0000	000000	NOP						
0000	040200	GOTO 0x200						
0000	000000	NOP						
Step 2: Initia	alize the TBLPA	G register and the Read Pointer (W6) for TBLRD instruction.						
0000	200800	MOV #0x80, W0						
0000	8802A0	MOV W0, TBLPAG						
0000	EB0300	CLR W6						
Step 3: Initia	alize the Write P	ointer (W7) to point to the VISI register.						
0000	207847	MOV #VISI, W7						
0000	000000	NOP						
Step 4: Read	d and clock out	the contents of the next two locations of executive memory, through the VISI register,						
usin	g the REGOUT	command.						
0000	BA0B96	TBLRDL [W6], [W7]						
0000	000000	NOP						
0000	000000	NOP						
0001	<visi></visi>	Clock out contents of VISI register						
0000	000000	NOP						
0000	BADBB6	TBLRDH.B[W6++], [W7++]						
0000	000000	NOP						
0000	000000	NOP						
0000	BAD3D6	TBLRDH.B[++W6], [W7]						
0000	000000	NOP						
0000	000000	NOP						
0001	<visi></visi>	Clock out contents of VISI register						
0000	000000	NOP						
0000	BA0BB6	TBLRDL [W6++], [W7]						
0000	000000	NOP						
0000	000000	NOP						
0001	<visi></visi>	Clock out contents of VISI register						
0000	000000	NOP						
Step 5: Rese	et the device int	ernal PC.						
0000	040200	GOTO 0x200						
0000	000000	NOP						
Step 6: Rep	eat Steps 4 and	5 until all 1024 instruction words of executive memory are read.						

6.0 DEVICE DETAILS

6.1 Device ID

The Device ID region of memory can be used to determine mask, variant and manufacturing information about the chip. The Device ID region is 2 x 16 bits and it can be read using the READC command. This region of memory is read-only and can also be read when code protection is enabled.

Table 6-1 provides the Device ID for each device, Table 6-2 provides the Device ID registers and Table 6-3 lists and describes the bit field of each register.

TABLE 6-1: DEVICE IDs

Device	DEVID	Device	DEVID		
PIC24FJ128DA106	4109	PIC24FJ128GB206	4100		
PIC24FJ256DA106	410D	PIC24FJ256GB206	4104		
PIC24FJ128DA110	410B	PIC24FJ128GB210	4102		
PIC24FJ256DA110	410F	PIC24FJ256GB210	4106		
PIC24FJ128DA206	4108	PIC24FJ64GC006	4888		
PIC24FJ256DA206	410C	PIC24FJ64GC008	488A		
PIC24FJ128DA210	410A	PIC24FJ64GC010	4884		
PIC24FJ256DA210	410E	PIC24FJ128GC006	4889		
PIC24FJ64GA306	46C0	PIC24FJ128GC008	488B		
PIC24FJ64GA308	46C4	PIC24FJ128GC010	4885		
PIC24FJ64GA310	46C8				
PIC24FJ128GA306	46C2				
PIC24FJ128GA308	PIC24FJ128GA308 46C6				
PIC24FJ128GA310	46CA				

TABLE 6-2: PIC24FJXXXDA1/DA2/GB2/GA3/GC0 DEVICE ID REGISTERS

Address	Name	Bit														
Address		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
FF0000h	DEVID		FAMID<7:0> DEV					/<7:0>								
FF0002h	DEVREV		_								REV-	<3:0>				

TABLE 6-3: DEVICE ID BIT DESCRIPTIONS

Bit Field	Bit Field Register Description					
FAMID<7:0>	DEVID	Encodes the family ID of the device.				
DEV<7:0> DEVID		Encodes the individual ID of the device.				
REV<3:0> DEVREV		Encodes the sequential (numerical) revision identifier of the device.				

6.2 Checksum Computation

Checksums for the PIC24FJXXXDA1/DA2/GB2/GA3/GC0 families are 16 bits in size. The checksum is calculated by summing the following:

- · Contents of code memory locations
- · Contents of Configuration registers

Table 6-4 lists the devices and describes how to calculate the checksum for each device. All memory locations are summed, one byte at a time, using only their native data size. Especially, Configuration registers are summed by adding the lower two bytes of these locations (the upper byte is ignored), while code memory is summed by adding all three bytes of code memory.

TABLE 6-4: CHECKSUM COMPUTATION

Device	Read Code Protection	Checksum Computation	Erased Checksum Value	Checksum with 0xAAAAAA at 0x0 and Last Code Address
PIC24FJ128DA106	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ256DA106	Disabled	CFGB + SUM(0:2ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ128DA110	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ256DA110	Disabled	CFGB + SUM(0:2ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ128DA206	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ256DA206	Disabled	CFGB + SUM(0:2ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ128DA210	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ256DA210	Disabled	CFGB + SUM(0:2ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ64GA306	Disabled	CFGB + SUM(0:0ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ64GA308	Disabled	CFGB + SUM(0:0ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ64GA310	Disabled	CFGB + SUM(0:0ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ128GA306	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ128GA308	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ128GA310	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ128GB206	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ256GB206	Disabled	CFGB + SUM(0:2ABF7)	F984h	F786h
	Enabled	0	0000h	0000h

Legend: <u>Item</u> <u>Description</u>

SUM[a:b] = Byte sum of locations, a to b inclusive (all 3 bytes of code memory)

CFGB = Configuration Block (masked) byte sum of ((CW1 & 0x7FFF) + (CW2 & 0xFFFF) +

(CW3 & 0xFFFF) + (CW4 & 0xFFFF))

Note: CW1 address is the last location of implemented program memory; CW2 is (last location - 2); CW3 is (last

location - 4); CW4 is (last location - 6).

TABLE 6-4: CHECKSUM COMPUTATION (CONTINUED)

Device	Read Code Protection	Checksum Computation	Erased Checksum Value	Checksum with 0xAAAAAA at 0x0 and Last Code Address
PIC24FJ128GB210	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ256GB210	Disabled	CFGB + SUM(0:2ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ64GC006	Disabled	CFGB + SUM(0:0ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ64GC008	Disabled	CFGB + SUM(0:0ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ64GC010	Disabled	CFGB + SUM(0:0ABF7)	F984h	F786h
	Enabled	0	0000h	0000h
PIC24FJ128GC006	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ128GC008	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h
PIC24FJ128GC010	Disabled	CFGB + SUM(0:157F7)	F784h	F586h
	Enabled	0	0000h	0000h

Legend: <u>Item</u> <u>Description</u>

SUM[a:b] = Byte sum of locations, a to b inclusive (all 3 bytes of code memory)

CFGB = Configuration Block (masked) byte sum of ((CW1 & 0x7FFF) + (CW2 & 0xFFFF) +

(CW3 & 0xFFFF) + (CW4 & 0xFFFF))

Note: CW1 address is the last location of implemented program memory; CW2 is (last location - 2); CW3 is (last

location -4); CW4 is (last location -6).

7.0 AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

Standard Operating Conditions

Operating Temperature: 0°C to +70°C. Programming at +25°C is recommended.

Operating Temperature: 0°C to +70°C. Programming at +25°C is recommended.								
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
D111	VDD	Supply Voltage During Programming	2.20	3.60	V	Normal programming ⁽¹⁾		
D112	IPP	Programming Current on MCLR	_	5	μА			
D113	IDDP	Supply Current During Programming	_	16	mA			
D031	VIL	Input Low Voltage	Vss	0.2 VDD	V			
D041	VIH	Input High Voltage	0.8 VDD	Vdd	V			
D080	Vol	Output Low Voltage	_	0.4	V	IOL = 8.5 mA @ 3.6V		
D090	Voн	Output High Voltage	3.0	_	V	IOH = -3.0 mA @ 3.6V		
D012	Сю	Capacitive Loading on I/O pin (PGEDx)	_	50	pF	To meet AC specifications		
D013	CF	Filter Capacitor Value on VCAP	4.7	10	μF	Required for controller core		
P1	TPGEC	Serial Clock (PGECx) Period	100	_	ns	ICSP™ mode		
			250	_	ns	Enhanced ICSP mode		
P1A	TPGECL	Serial Clock (PGECx) Low Time	40	_	ns	ICSP mode		
			100	_	ns	Enhanced ICSP mode		
P1B	TPGECH	Serial Clock (PGECx) High Time	40	_	ns	ICSP mode		
			100		ns	Enhanced ICSP mode		
P2	TSET1	Input Data Setup Time to Serial Clock ↑	15	_	ns			
P3	THLD1	Input Data Hold Time from PGECx ↑	15	_	ns			
P4	TDLY1	Delay Between 4-Bit Command and Command Operand	40	_	ns			
P4A	TDLY1A	Delay Between 4-Bit Command Operand and Next 4-Bit Command	40	_	ns			
P5	TDLY2	Delay Between Last PGECx ↓ of Command Byte to First PGECx ↑ of Read of Data Word	20	_	ns			
P6	TSET2	VDD ↑ Setup Time to MCLR ↑	100	_	ns			
P7	THLD2	Input Data Hold Time from MCLR ↑	25	_	ms			
P8	TDLY3	Delay Between Last PGECx ↓ of Command Byte to PGEDx ↑ by Programming Executive	12	_	μS			
P9	TDLY4	Programming Executive Command Processing Time	40	_	μS			
P10	TDLY6	PGECx Low Time After Programming	400	_	ns			
P11	TDLY7	Chip Erase Time	20	40	ms			
P12	TDLY8	Page Erase Time	20	40	ms			
P13	TDLY9	Row Programming Time	1.5	_	ms			
P14	Tr	MCLR Rise Time to Enter ICSP mode	_	1.0	μS			
P15	TVALID	Data Out Valid from PGECx ↑	10	_	ns			
P16	TDLY10	Delay Between Last PGECx ↓ and MCLR ↓	0	_	s			
P17	THLD3	MCLR ↓ to VDD ↓	100	_	ns			
P18	Ткеү1	Delay from First MCLR ↓ to First PGECx ↑ for Key Sequence on PGEDx	10	_	ms	PIC24FJXXXGC0XX and PIC24FJXXXGA3XX devices		
			40	_	ns	All other devices		

Note 1: VDD must also be supplied to the AVDD pins during programming. AVDD and AVSS should always be within ±0.3V of VDD and VSS, respectively. When the internal voltage regulator is enabled (i.e., ENVREG = VDD), the nominal VCAP is 1.8V.

7.0 AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS (CONTINUED)

Standard Operating Conditions	
Operating Temperature: 0°C to +70°C. Programming at +25°C is recommended.	

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
P19	TKEY2	Delay from Last PGECx ↓ for Key Sequence on PGEDx to Second MCLR ↑	1	_	ms	
P20	TDLY11	Delay Between PGEDx ↓ by Programming Executive to PGEDx Driven by Host	23	_	μs	
P21	TDLY12	Delay Between Programming Executive Command Response Words	8	_	ns	

Note 1: VDD must also be supplied to the AVDD pins during programming. AVDD and AVSS should always be within ±0.3V of VDD and VSS, respectively. When the internal voltage regulator is enabled (i.e., ENVREG = VDD), the nominal VCAP is 1.8V.

APPENDIX A: REVISION HISTORY

Revision A (February 2009)

Initial revision of this document, released for PIC24FJ128DA1/DA2/GB2 family devices.

Revision B (September 2010)

Adds PIC24FJ128GA3 family devices.

Revision C (August 2011)

Adds PIC24FJ128GC0 family devices.

Amends Section 3.7 "Writing Configuration Words" with a comprehensive list of reserved bits with specific programming requirements (Table 3-7). Existing tables in this section are sequentially renumbered from the previous revision.

Updates the following Configuration bits and definitions for PIC24FJ128GA3 family devices (Table 4-3):

- SOSCSEL (redefined as a single bit, CW3<8>)
- ALTVRF (corrected from ALTVREF)

Removes the BBEN, RTCBAT and BBDIS Configuration bits from PIC24FJ128GA3 family devices.

Adds revision history as a new feature.

Revision D (December 2011)

Removes the BORV bit from the Configuration register (CW2<3>) and changes it to reserved.

Revision E (March 2012)

Adds the BOREN1 bit (CW2<3>) to PIC24FJ128GA310 family devices, and describes its operation as part of a pair with the existing BOREN bit.

Removes previous independent description of the BOREN Configuration bit.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-210-3

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-55

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

 PIC24FJ128GC010T-I/PT
 PIC24FJ64GC006T-I/PT
 PIC24FJ128GC010-I/BG
 PIC24FJ64GC006-I/MR

 PIC24FJ128GC006T-I/PT
 PIC24FJ64GC010T-I/BG
 PIC24FJ128GC006T-I/MR
 PIC24FJ64GC010-I/PT

 PIC24FJ64GC006T-I/MR
 PIC24FJ64GC010-I/BG
 PIC24FJ64GC010T-I/PT
 PIC24FJ128GC010T-I/BG

 PIC24FJ64GC006-I/PT
 PIC24FJ64GC010T-I/PT
 PIC24FJ64GC010T-I/PT