

PIC12F635/PIC16F636/639 Data Sheet

8/14-Pin Flash-Based,8-Bit CMOS Microcontrollerswith nanoWatt Technology

*8-bit, 8-pin Devices Protected by Microchip's Low Pin Count Patent: U. S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending.

© 2005 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

MICROCHIP PIC12F635/PIC16F636/639

8/14-Pin Flash-Based, 8-Bit CMOS Microcontrollers With nanoWatt Technology

High-Performance RISC CPU:

- Only 35 instructions to learn:
 - All single-cycle instructions except branches
- Operating speed:
 - DC 20 MHz oscillator/clock input
 - DC 200 ns instruction cycle
- Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes

Special Microcontroller Features:

- Precision Internal Oscillator:
 - Factory calibrated to ±1%
 - Software selectable frequency range of 8 MHz to 31 kHz
 - Software tunable
 - Two-Speed Start-up mode
 - Crystal fail detect for critical applications
- Clock mode switching for low power operation
- · Power-saving Sleep mode
- Wide operating voltage range (2.0V-5.5V)
- Industrial and Extended Temperature range
- Power-on Reset (POR)
- Wake-up Reset (WUR)
- Independent weak pull-up/pull-down resistors
- Programmable Low-Voltage Detect (PLVD)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Detect (BOD) with software control option
- Enhanced Low-Current Watchdog Timer (WDT) with on-chip oscillator (software selectable nominal 268 seconds with full prescaler) with software enable
- Multiplexed Master Clear with pull-up/input pin
- Programmable code protection (program and data independent)
- High-Endurance Flash/EEPROM cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - Flash/Data EEPROM Retention: > 40 years

Low Power Features:

- Standby Current:
 - 1 nA @ 2.0V, typical
- Operating Current:
 - 8.5 μA @ 32 kHz, 2.0V, typical
 - 100 $\mu A @$ 1 MHz, 2.0V, typical
- Watchdog Timer Current:
 - 1 μA @ 2.0V, typical

Peripheral Features:

- 6/12 I/O pins with individual direction control:
 - High-current source/sink for direct LED drive
 - Interrupt-on-pin change
 - Individually programmable weak pull-ups/ pull-downs
 - Ultra Low-Power Wake-up
- Analog comparator module with:
 - Up to two analog comparators
 - Programmable on-chip voltage reference (CVREF) module (% of VDD)
 - Comparator inputs and outputs externally accessible
- Timer0: 8-bit timer/counter with 8-bit
- programmable prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator if INTOSC mode selected
- KEELOQ[®] compatible hardware Cryptographic module
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins


Low Frequency Analog Front-End Features (PIC16F639 only):

- Three input pins for 125 kHz LF input signals
- High input detection sensitivity (3 mVPP, typical)
- Demodulated data, Carrier clock or RSSI output selection
- Input carrier frequency: 125 kHz, typical
- Input modulation frequency: 4 kHz, maximum
- 8 internal configuration registers
- Bidirectional transponder communication (LF talk back)
- Programmable antenna tuning capacitance (up to 63 pF, 1 pF/step)
- Low standby current: 5 μA (with 3 channels enabled), typical
- Low operating current: 15 µA (with 3 channels enabled), typical
- Serial Peripheral Interface (SPI™) with internal MCU and external devices
- Supports Battery Back-up mode and batteryless operation with external circuits

PIC12F635/PIC16F636/639

	Program Memory	Program Memory Data Memory				Low Frequency	
Device	Flash (words)	SRAM (bytes)	EEPROM (bytes)	I/O	Comparators	Analog Front-End	
PIC12F635	1024	64	128	6	1	N	
PIC16F636	2048	128	256	12	2	N	
PIC16F639	2048	128	256	12	2	Y	

Pin Diagrams



Note 1: Any references to PORTA, RAn, TRISA and TRISAn refer to GPIO, GPn, TRISIO and TRISIOn, respectively.

- 2: Additional information on I/O ports may be found in the "PICmicro[®] Mid-Range MCU Family Reference Manual" (DS33023).
- **3:** VDDT is the supply voltage of the Analog Front-End section (PIC16F639 only). VDDT is treated as VDD in this document unless otherwise stated.
- **4:** VSST is the ground reference voltage of the Analog Front-End section (PIC16F639 only). VSST is treated as VSS in this document unless otherwise stated.

Table of Contents

Device Overview	
Memory Organization	11
Clock Sources	
I/O Ports	39
Timer0 Module	53
Timer1 Module with Gate Control	56
Data EEPROM Memory	73
KeeLoq Compatible Cryptographic Module	77
Analog Front-End (AFE) Functional Description (PIC16F639 Only)	79
Special Features of the CPU	111
Instruction Set Summary	131
Development Support	141
Electrical Specifications	147
DC and AC Characteristics Graphs and Tables	173
Packaging Information	175
ine Support	185
ems Information and Upgrade Hot Line	185
er Response	186
ndix A: Data Sheet Revision History	187
ndix B: Product Identification System	
lwide Sales and Service	194
	Memory Organization Clock Sources

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 **DEVICE OVERVIEW**

This document contains device specific information for the PIC12F635/PIC16F636/639 devices. Additional information may be found in the "PICmicro® Mid-Range MCU Family Reference Manual" (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The reference manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC12F635/PIC16F636/639 devices are covered by this data sheet. Figure 1-1 shows a block diagram of the PIC12F635/PIC16F636/639 devices. Table 1-1 shows the pinout description.






FIGURE 1-1: PIC12F635 BLOCK DIAGRAM

PIC12F635/PIC16F636/639










TABLE 1-1: PIC12F635 PINOUT DESCRIPTIONS

Name	Function	Input Type	Output Type	Description
Vdd	Vdd	D	_	Power supply for microcontroller.
GP5/T1CKI/OSC1/CLKIN	GP5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on change. Individually enabled pull-up/pull-down.
	T1CKI	ST	_	Timer1 clock.
	OSC1	XTAL	—	XTAL connection.
	CLKIN	ST	—	Tosc reference clock.
GP4/T1G/OSC2/CLKOUT	GP4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on change. Individually enabled pull-up/pull-down.
	T1G	ST	_	Timer1 gate.
	OSC2		XTAL	XTAL connection.
	CLKOUT	_	CMOS	Tosc/4 reference clock.
GP3/MCLR/Vpp	GP3	TTL	—	General purpose input. Individually controlled interrupt-on-change.
	MCLR	ST	_	Master Clear Reset. Pull-up enabled when configured as MCLR.
	Vpp	ΗV	_	Programming voltage.
GP2/T0CKI/INT/C1OUT	GP2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T0CKI	ST	_	External clock for Timer0.
	INT	ST		External interrupt.
	C10UT	_	CMOS	Comparator 1 output.
GP1/C1IN-/ICSPCLK	GP1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	C1IN-	AN	—	Comparator 1 input – negative.
	ICSPCLK	ST	—	Serial programming clock.
GP0/C1IN+/ICSPDAT/ULPWU	GP0	TTL	_	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin.
	C1IN+	AN	_	Comparator 1 input – positive.
	ICSPDAT	TTL	CMOS	Serial programming data I/O.
	ULPWU	AN	_	Ultra Low-Power Wake-up input.
Vss	Vss	D	—	Ground reference for microcontroller.
Legend: AN = Analog input	•			S compatible input or output D = Direct
HV = High Voltage		ST XTAI		nitt Trigger input with CMOS levels

HV = High Voltage TTL = TTL compatible input

XTAL = Crystal

Name	Function	Input Type	Output Type	Description
Vdd	Vdd	D		Power supply for microcontroller.
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr
	T1CKI	ST	—	Timer1 clock.
	OSC1	XTAL	—	XTAL connection.
	CLKIN	ST	_	Tosc reference clock.
RA4/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr
	T1G	ST		Timer1 gate.
	OSC2	_	XTAL	XTAL connection.
	CLKOUT	_	CMOS	Tosc/4 reference clock.
RA3/MCLR/Vpp	RA3	TTL	—	General purpose input. Individually controlled interrupt-on-change.
	MCLR	ST	_	Master Clear Reset. Pull-up enabled when configured as MCLR.
	Vpp	ΗV	_	Programming voltage.
RC5	RC5	TTL	CMOS	General purpose I/O.
RC4/C2OUT	RC4	TTL	CMOS	General purpose I/O.
	C2OUT	—	CMOS	Comparator 2 output.
RC3	RC3	TTL	CMOS	General purpose I/O.
RC2	RC2	TTL	CMOS	General purpose I/O.
RC1/C2IN-	RC1	TTL	CMOS	General purpose I/O.
	C2IN-	AN	—	Comparator 1 input – negative.
RC0/C2IN+	RC0	TTL	CMOS	General purpose I/O.
	C2IN+	AN	—	Comparator 1 input – positive.
RA2/T0CKI/INT/C1OUT	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr
	T0CKI	ST	—	External clock for Timer0.
	INT	ST	—	External interrupt.
	C1OUT	_	CMOS	Comparator 1 output.
RA1/C1IN-/VREF/ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr
	C1IN-	AN	—	Comparator 1 input – negative.
	ICSPCLK	ST	—	Serial programming clock.
RA0/C1IN+/ICSPDAT/ULPWU	RA0	TTL		General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-dowr Selectable Ultra Low-Power Wake-up pin.
	C1IN+	AN	—	Comparator 1 input – positive.
	ICSPDAT	TTL	CMOS	Serial programming data I/O.
	ULPWU	AN	_	Ultra Low-Power Wake-up input.
Vss	Vss	D		Ground reference for microcontroller.

ST = Schmitt Trigger input with CMOS levels XTAL = Crystal

HV = High Voltage TTL = TTL compatible input

TABLE 1-3: PIC16F639 PINOUT DESCRIPTIONS

Name	Function	Input Type	Output Type	Description
Vdd	Vdd	D	_	Power supply for microcontroller
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T1CKI	ST	—	Timer1 clock
	OSC1	XTAL		XTAL connection
	CLKIN	ST		Tosc/4 reference clock
RA4/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T1G	ST	—	Timer1 gate
	OSC2	_	XTAL	XTAL connection
	CLKOUT	_	CMOS	Tosc reference clock
RA3/MCLR/Vpp	RA3	TTL	—	General purpose input. Individually controlled interrupt-on-change.
	MCLR	ST	—	Master Clear Reset. Pull-up enabled when configured as MCLR.
	VPP	HV	—	Programming voltage
RC5	RC5	TTL	CMOS	General purpose I/O
RC4/C2OUT	RC4	TTL	CMOS	General purpose I/O
	C2OUT	_	CMOS	Comparator2 output
RC3/LFDATA/RSSI/CCLK/SDIO	RC3	TTL	CMOS	General purpose I/O
	LFDATA	_	CMOS	Digital output representation of analog input signal to LC pins.
	RSSI	_	Current	Received signal strength indicator. Analog current that is proportiona to input amplitude.
	CCLK	_	—	Carrier clock output
	SDIO	TTL	CMOS	Input/Output for SPI communication
VDDT	Vddt	D	—	Power supply for Analog Front-End. In this document, VDDT is treate the same as VDD, unless otherwise stated.
LCZ	LCZ	AN	—	125 kHz analog Z channel input
LCY	LCY	AN	—	125 kHz analog Y channel input
LCX	LCX	AN	—	125 kHz analog X channel input
LCCOM	LCCOM	AN	—	Common reference for analog inputs
VSST	Vsst	D	_	Ground reference for Analog Front-End. In this document, VSST is treated the same as VSS, unless otherwise stated.
RC2/SCLK/ALERT	RC2	TTL	CMOS	General purpose I/O
	SCLK	TTL	—	Digital clock input for SPI communication
	ALERT	_	OD	Output with internal pull-up resistor for AFE error signal
RC1/C2IN-/CS	RC1	TTL	CMOS	General purpose I/O
	C2IN-	AN	—	Comparator1 input - negative
	CS	TTL	—	Chip select input for SPI communication with internal pull-up resistor
RC0/C2IN+	RC0	TTL	CMOS	General purpose I/O
	C2IN+	AN		Comparator1 input - positive
RA2/T0CKI/INT/C1OUT	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T0CKI	ST	_	External clock for Timer0
	INT	ST	_	External Interrupt
	C10UT		CMOS	Comparator1 output
RA1/C1IN-/VREF/ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	C1IN-	AN		Comparator1 input – negative
	ICSPCLK	ST	—	Serial Programming Clock
RA0/C1IN+/ICSPDAT/ULPWU	RA0	TTL	_	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin.
	C1IN+	AN	_	Comparator1 input – positive
	ICSPDAT	TTL	CMOS	Serial Programming Data IO
	ULPWU	AN	—	Ultra Low-Power Wake-up input
Vss	Vss	D	_	Ground reference for microcontroller
Legend: AN = Analog input o HV = High Voltage TTL = TTL compatibl		CMO ST XTAL	= Schm	al D = Direct D = Direct D = Direct OD = Direct

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC12F635/PIC16F636/639 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first $1K \times 14$ (0000h-03FFh, for the PIC12F635) and $2K \times 14$ (0000h-07FFh, for the PIC16F636/639) is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first $2K \times 14$ space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are GPRs, implemented as static RAM for the PIC16F636/639. For the PIC12F635, register locations 40h through 7Fh are GPRs implemented as static RAM. Register locations F0h-FFh in Bank 1 point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read. RP0 (STATUS<5>) is the bank select bit.

	BANK OLLEOI		
RP0	RP1	Bank	
0	0	0	

0

1

1

1

2

3

TABLE 2-1:	BANK SELECTION

1

0

1

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK OF THE PIC12F635





FIGURE 2-2: PROGRAM MEMORY MAP AND STACK OF THE PIC16F636/639



2.2.1 GENERAL PURPOSE REGISTER

The register file is organized as 64 x 8 for the PIC12F635 and 128 x 8 for the PIC16F636/639. Each register is accessed, either directly or indirectly, through the File Select Register, FSR (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Figure 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

PIC12F635/PIC16F636/639

	File Address		File Address		File Address		File Address
Indirect addr.(1)	00h	Indirect addr. ⁽¹⁾	80h		100h	[180h
TMR0	00n 01h	OPTION_REG	81h		100h 101h		180n
PCL	02h	PCL	82h		101h 102h		182h
STATUS	-	STATUS	83h		10211 103h		183h
	03h						
FSR GPIO	04h	FSR TRISIO	84h 85h		104h		184h
GFIO	05h 06h	TRISIO		Accesses 00h-0Bh	105h	Accesses 80h-8Bh	185h
	06h 07h		86h 87h	0011-01511	106h	0011-0011	186h 187h
	07h 08h		88h		107h 108h		187h
	-						189h
PCLATH	09h	PCLATH	89h 8Ah		109h		
INTCON	0Ah 0Bh	INTCON	-		10Ah		18Ah
PIR1	0Bh	PIE1	8Bh		10Bh		18Bh
FIRI	0Ch 0Dh	FIEI	8Ch 8Dh		10Ch 10Dh		18Ch 18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh	00001	10Fh		18Fh
T1CON	10h	OSCTUNE	90h	CRCON	110h		190h
	11h		91h	CRDAT0 ⁽²⁾	111h		191h
	12h		92h	CRDAT1 ⁽²⁾	112h	-	192h
	13h		93h	CRDAT2 ⁽²⁾	113h		193h
	14h	LVDCON	94h	CRDAT3 ⁽²⁾	114h		194h
	15h	WPUDA	95h		115h		195h
	16h	IOCA	96h		116h		196h
	17h	WDA	97h		117h		197h
WDTCON	18h		98h		118h		198h
CMCON0	19h	VRCON	99h		119h		199h
CMCON1	1Ah	EEDAT	9Ah		11Ah		19Ah
	1Bh	EEADR	9Bh		11Bh		19Bh
	1Ch	EECON1	9Ch		11Ch		19Ch
	1Dh	EECON2 ⁽¹⁾	9Dh		11Dh		19Dh
	1Eh		9Eh		11Eh		19Eh
	1Fh		9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
	3Fh						
General	40h						
Purpose							
Register			EFh		16Fh		1EFh
64 Bytes	7Fh	Accesses 70h-7Fh	F0h FFh	Accesses 70h-7Fh	170h 17Fh	Accesses Bank 0	1F0h 1FFh
Bank 0		Bank 1		Bank 2		Bank 3	
	-	data memory loca	ations, read	i as '0'.			
Note 1: Not a		-			• .		
"KEEI	Loq [®] Enco	re KEELOQ [®] hard der License Agree KEELOQ [®] Encoder	ement" rega	arding implement	ation of the n	nodule and acce	ess to relat

FIGURE 2-4:	PIC16F636/639 SPECIAL	FUNCTION REGISTERS

	File Address		File Address		File Address		File Addres
ndirect addr. ⁽¹⁾	00h	Indirect addr. (1)	80h		100h		180h
TMR0	01h	OPTION_REG	81h		101h		181h
PCL	02h	PCL	82h		102h		182h
STATUS	03h	STATUS	83h		103h		183h
FSR	04h	FSR	84h		104h		184h
PORTA	05h	TRISA	85h	Accesses	105h	Accesses	185h
	06h		86h	00h-0Bh	106h	80h-8Bh	186h
PORTC	07h	TRISC	87h		107h		187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah		10Ah		18Ah
INTCON	0Bh	INTCON	8Bh		10Bh		18Bh
PIR1	0Ch	PIE1	8Ch		10Ch		18Ch
	0Dh		8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh
T1CON	10h	OSCTUNE	90h	CRCON	110h		190h
	11h		91h	CRDAT0 ⁽²⁾	111h		191h
	12h		92h	CRDAT1 ⁽²⁾	112h		192h
	13h		93h	CRDAT2 ⁽²⁾	113h		193h
	14h	LVDCON	94h	CRDAT3 ⁽²⁾	114h		194h
	15h	WPUDA	95h		115h		195h
	16h	IOCA	96h		116h		196h
	17h	WDA	97h		117h		197h
WDTCON	18h		98h		118h		198h
CMCON0	19h	VRCON	99h		119h		199h
CMCON1	1Ah	EEDAT	9Ah		11Ah		19Ah
	1Bh	EEADR	9Bh		11Bh		19Bh
	1Ch	EECON1	9Ch		11Ch		19Ch
	1Dh	EECON2 ⁽¹⁾	9Dh		11Dh		19Dh
	1Eh		9Eh		11Eh		19Eh
	1Fh		9Fh		11Fh		19Fh
General	20h	General Purpose Register	A0h		120h		1A0h
Purpose Register 96 Bytes		32 Bytes	BFh C0h EFh		16Fh		1EFh
		Accesses	F0h	Accesses	170h	Accesses	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	176h	Bank 0	1FFh
Bank 0		Bank 1	J	Bank 2		Bank 3	

2: CRDAT<3:0> are KEELOQ hardware peripheral related registers and require the execution of the "KEELOQ[®] Encoder License Agreement" regarding implementation of the module and access to related registers. The "KEELOQ[®] Encoder License Agreement" may be accessed through the Microchip web site located at <u>www.microchip.com/KEELOQ</u> or by contacting your local Microchip Sales Representative.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾
Bank 0											
00h	INDF		ng this loca vsical regis		ontents of I	FSR to addr	ess data m	iemory		XXXX XXXX	XXXX XXXX
01h	TMR0	Timer0 M	odule Regi	ster						xxxx xxxx	uuuu uuuu
02h	PCL	Program	Counter's (PC) Least	Significant	Byte				0000 0000	0000 0000
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect D	ata Memor	y Address	Pointer					xxxx xxxx	uuuu uuuu
05h	GPIO	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xx00	uu uu00
06h	_	Unimplem	nented							—	_
07h	—	Unimplem	nented							—	_
08h	_	Unimplem	nented							—	_
09h	_	Unimplem	nented							—	_
0Ah	PCLATH	_	_	_	Write Buffe	er for upper	5 bits of Pr	ogram Cou	nter	0 0000	0 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽²⁾	0000 0000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	_	C1IF	OSFIF		TMR1IF	000- 00-0	000-00-0
0Dh	—	Unimplem	Jnimplemented								_
0Eh	TMR1L	Holding R	Holding Register for the Least Significant Byte of the 16-bit TMR1								uuuu uuuu
0Fh	TMR1H	Holding R	egister for	the Most S	Significant E	Byte of the 1	6-bit TMR1			xxxx xxxx	uuuu uuuu
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000 0000	uuuu uuuu
11h	_	Unimplem	nented							—	_
12h	_	Unimplem	Unimplemented								_
13h	_	Unimplem	Unimplemented								_
14h	_	Unimplem	Unimplemented							—	_
15h	—	Unimplem	nented							—	_
16h	—	Unimplem	Unimplemented							—	_
17h	—	Unimplem	Unimplemented								_
18h	WDTCON		-	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	0 1000
19h	CMCON0		C10UT	_	C1INV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
1Ah	CMCON1	_	_	—	—	—	—	T1GSS	CMSYNC	10	10
1Bh	—	Unimplem	nented							—	—
1Ch	—	Unimplem	nented							—	_
1Dh	—	Unimplem	nented							—	_
1Eh	_	Unimplemented								_	_
1Fh	—	Unimplem	nented								_

TABLE 2-2:	PIC12F635 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾
Bank '	1										
80h	INDF		ig this loca vsical regist		xxxx xxxx	xxxx xxxx					
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program	Counter's (PC) Least	Significant	Byte				0000 0000	0000 0000
83h	STATUS	IRP RP1 RP0 TO PD Z DC C						С	0001 1xxx	000q quuu	
84h	FSR	Indirect D	ata Memor	y Address	Pointer	•				xxxx xxxx	uuuu uuuu
85h	TRISIO	- TRISIO5 TRISIO4 TRISIO3 TRISIO2 TRISIO1 TRISIO0						TRISIO0	11 1111	11 1111	
86h	—	Unimplem	nented							—	—
87h	—	Unimplem	nented							—	—
88h	—	Unimplem	nented							—	—
89h	—	Unimplem	nented							—	—
8Ah	PCLATH	— — Write Buffer for upper 5 bits of Program Counter					0 0000	0 0000			
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF ⁽³⁾	0000 0000	0000 0000
8Ch	PIE1	EEIE	LVDIE	CRIE	—	C1IE	OSFIE	—	TMR1IE	000- 00-0	000- 00-0
8Dh	—	Unimplem	nented							—	—
8Eh	PCON	—	—	ULPWUE	SBODEN	WUR	-	POR	BOD	01 q-qq	Ou u-uu
8Fh	OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 x000
90h	OSCTUNE	—	—		TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
91h	—	Unimplem	nented							—	—
92h	—	Unimplem	nented							—	—
93h	—	Unimplem	nented							—	—
94h	LVDCON	—	—	IRVST	LVDEN	—	LVDL2	LVDL1	LVDL0	00-000	00-000
95h	WPUDA ⁽²⁾	—	—	WPUDA5	WPUDA4	—	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
	IOCA	—	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
97h	WDA ⁽²⁾	—		WDA5	WDA4	—	WDA2	WDA1	WDA0	11 -111	11 -111
9Bh	—	Unimplem	nented							—	—
99h	VRCON	VREN	_	VRR		VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
9Ch	EECON1	_	—	—	—	WRERR	WREN	WR	RD	x000	q000
9Dh	EECON2	EEPROM	EEPROM Control Register 2 (not a physical register)								
9Eh	_	Unimplem	Jnimplemented								—
9Fh	_	— Unimplemented								—	—

TABLE 2-3: PIC12F635 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: GP3 pull-up is enabled when pin is configured as MCLR in the Configuration Word register.

3: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset, but will set again if the mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾
Bank (D										
00h	INDF		ng this loca ysical regis		ontents of F	SR to addr	ess data m	emory		xxxx xxxx	XXXX XXXX
01h	TMR0	Timer0 M	lodule Regi	ster						xxxx xxxx	uuuu uuuu
02h	PCL	Program	Counter's (PC) Least	Significant	Byte				0000 0000	0000 0000
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect D	Indirect Data Memory Address Pointer								uuuu uuxx
05h	PORTA	— — RA5 RA4 RA3 RA2 RA1 RA0							RA0	xx xx00	uu uu00
06h	_	Unimplemented								_	
07h	PORTC	— — RC5 RC4 RC3 RC2 RC1 RC0							xx xx00	uu uu00	
08h	_	Unimplen	nented							_	_
09h		Unimplen	nented							_	
0Ah	PCLATH	_	– – Write Buffer for upper 5 bits of Program Counter						0 0000	0 0000	
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽²⁾	0000 0000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	_	TMR1IF	0000 00-0	0000 00-0
0Dh	_	Unimplen	nented							_	_
0Eh	TMR1L	Holding F	Register for	the Least S	Significant E	Byte of the 1	16-bit TMR1	l		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding F	Register for	the Most S	ignificant B	yte of the 1	6-bit TMR1			xxxx xxxx	uuuu uuuu
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu
11h	_	Unimplen	nented			•		•		_	
12h		Unimplen	nented							_	
13h		Unimplen	nented							_	
14h		Unimplen	nented							_	
15h	_	Unimplen	nented							_	_
16h	_	Unimplen	nented							_	_
17h	_	Unimplen	nented							_	_
18h	WDTCON	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	0 1000
19h	CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
1Ah	CMCON1							T1GSS	C2SYNC	10	10
1Bh	_	Unimplen	nented							_	_
1Ch	_	Unimplen	nented								_
1Dh		Unimplen	nented							_	
1Eh	—	Unimplen	nented							_	_
1Fh		Unimplen	nented							_	_

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

PIC12F635/PIC16F636/639

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾
Bank	1										
80h	INDF		ig this loca vsical regis		contents of	FSR to ad	dress data	memory		xxxx xxxx	XXXX XXXX
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program (Counter's (0000 0000	0000 0000					
83h	STATUS	IRP RP1 RP0 TO PD Z DC C							С	0001 1xxx	000q quuu
84h	FSR	Indirect D	ata Memor	y Address	Pointer					xxxx xxxx	uuuu uuuu
85h	TRISA	— — TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0						TRISA0	11 1111	11 1111	
86h	_	Unimplem	nented							—	
87h	TRISC	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
88h	_	Unimplem	nented							—	
89h	_	Unimplem	nented							_	_
8Ah	PCLATH	_			Write Buff	er for uppe	er 5 bits of	Program C	ounter	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF ⁽³⁾	0000 0000	0000 0000
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE	C1IE	OSFIE	—	TMR1IE	0000 00-0	0000 00-0
8Dh	_	Unimplem	nented							_	_
8Eh	PCON	_	_	ULPWUE	SBODEN	WUR	_	POR	BOD	01 q-qq	Ou u-uu
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 x000
90h	OSCTUNE	—	_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
91h	_	Unimplem	nented							_	_
92h	_	Unimplem	nented							_	_
93h	_	Unimplem	nented							_	_
94h	LVDCON	—		IRVST	LVDEN	_	LVDL2	LVDL1	LVDL0	00 -000	00 -000
95h	WPUDA ⁽²⁾	—		WPUDA5	WPUDA4	_	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
96h	IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
97h	WDA ⁽²⁾		_	WDA5	WDA4		WDA2	WDA1	WDA0	11 -111	11 -111
9Bh	_	Unimplem	nented							—	_
99h	VRCON	VREN	_	VRR		VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
9Ch	EECON1	_	_	_	_	WRERR	WREN	WR	RD	x000	q000
9Dh	EECON2	EEPROM	Control R	egister 2 (r	ot a physic	cal registe	r)				
9Eh	—	Unimplemented							—	_	
9Fh	_	Unimplem	nented							—	

TABLE 2-5: PIC16F636/639 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: RA3 pull-up is enabled when pin is configured as MCLR in the Configuration Word register.

3: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOD/ WUR	Value on all other Resets ⁽¹⁾
Bank 2	3ank 2										
10Ch	_	Unimpleme	Inimplemented								—
10Dh	_	Unimpleme	Jnimplemented								—
10Eh	_	Unimpleme	Jnimplemented								_
10Fh	_	Unimpleme	Unimplemented							—	—
110h	CRCON	GO/DONE	ENC/DEC	_	_	_	_	CRREG1	CRREG0	0000	0000
111h	CRDAT0 ⁽²⁾	Cryptograp	hic Data Re	gister 0						0000 0000	0000 0000
112h	CRDAT1 ⁽²⁾	Cryptograp	hic Data Re	gister 1						0000 0000	0000 0000
113h	CRDAT2 ⁽²⁾	Cryptograp	hic Data Re	gister 2						0000 0000	0000 0000
114h	CRDAT3 ⁽²⁾	Cryptographic Data Register 3								0000 0000	0000 0000
115h	—	Unimpleme	ented							—	—
116h	_	Unimplemented								—	—

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: CRDAT<3:0> are KEELoo[®] hardware peripheral related registers and require the execution of the "KEELoo Encoder License Agreement" regarding implementation of the module and access to related registers. The "KEELoo Encoder License Agreement" may be accessed through the Microchip web site located at <u>www.microchip.com/KEELoo</u> or by contacting your local Microchip Sales Representative.

PIC12F635/PIC16F636/639

2.2.2.1 Status Register

The Status register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- the Reset status
- the bank select bits for data memory (SRAM)

The Status register can be the destination for any instruction, like any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see Section 13.0 "Instruction Set Summary".

Note 1:	The C and DC bits operate as a Borrow						
	and Digit Borrow out bit, respectively, in						
	subtraction. See the SUBLW and SUBWF						
	instructions for examples.						

REGISTER 2-1: STATUS – STATUS REGISTER (ADDRESS: 03h OR 83h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x			
	IRP	RP1	RP0	TO	PD	Z	DC	С			
	bit 7							bit 0			
bit 7	-	ster Bank Se		d for indirec	addressing)					
		2, 3 (100h-1f), 1 (00h-FFl									
bit 6-5	RP<1:0>:	Register Ba	nk Select bit	s (used for a	direct addres	ssing)					
	11 = Bank 3 (180h-1FFh) 10 = Bank 2 (100h-17Fh)										
	01 = Bank	(1 (80h-FFh))								
		0 (00h-7Fh)									
bit 4	TO: Time-	k is 128 byte: out bit	5.								
DIL 4		ower-up, CL	RWDT instru	ction or SLE	EP instructio	n					
	-	T time-out or									
bit 3	PD: Powe	r-down bit									
		ower-up or t ecution of the			n						
bit 2	Z: Zero bit										
	1 = The re	sult of an ar	thmetic or lo	gic operatio	on is zero						
		sult of an ar	_	•							
bit 1	•	Carry/Borrow			BLW, SUBWF	instructions))				
		w, the polarity			e result occu	rred					
		rry-out from t				incu					
bit 0	C: Carry/E	Borrow bit (Al	DDWF, ADDLV	I, SUBLW, SU	JBWF instru	ctions)					
		y-out from th									
	0 = No ca	rry-out from t	he Most Sig	nificant bit c	of the result of	occurred					
	Note:	For Borrow,	the polarity	is reversed	. A subtracti	ion is execu	ted by addir	ng the two's			
		complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.									
		loaded with	either the h	gn-order or	low-order bi	t of the sour	ce register.				
	Legend:]			
	Logenu.										

DS41232B-page 20

R = Readable bit

- n = Value at POR

W = Writable bit

'1' = Bit is set

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

2.2.2.2 Option Register

The Option register is a readable and writable register which contains various control bits to configure:

- TMR0/WDT prescaler
- External RA2/INT interrupt
- TMR0
- Weak pull-up/pull-downs on PORTA

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting the PSA bit to '1' (OPTION_REG<3>). See Section 5.4 "Prescaler".

REGISTER 2-2: OPTION_REG – OPTION REGISTER (ADDRESS: 81h) R/W-1 R/W-1 R/W-1 **R/W-1** R/W-1 R/W-1 R/W-1 R/W-1 RAPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 bit 7 bit 0 bit 7 RAPU: PORTA Pull-up/Pull-down Enable bit 1 = PORTA pull-ups/pull-downs are disabled 0 = PORTA pull-ups/pull-downs are enabled by individual port latch values bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RA2/INT pin 0 = Interrupt on falling edge of RA2/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA2/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA2/T0CKI pin 0 = Increment on low-to-high transition on RA2/T0CKI pin bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module PS<2:0>: Prescaler Rate Select bits bit 2-0 Bit Value TMR0 Rate WDT Rate 1:2 000 1:1 001 1:4 1:2 010 1:8 1:4 1:8 011 1:16 100 1:32 1:16 1:64 1:32 101 1:128 110 1:64 111 1:256 1:128

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC12F635/PIC16F636/639

2.2.2.3 **INTCON Register**

The INTCON register is a readable and writable register which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON - INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	GIE	PEIE	TOIE	INTE	RAIE ⁽¹⁾	T0IF ⁽²⁾	INTF	RAIF ⁽³⁾				
	bit 7							bit 0				
it 7	GIE: Globa	al Interrupt E	nable bit									
		es all unmask es all interrup	•	ts								
it 6	PEIE: Peripheral Interrupt Enable bit											
		es all unmasies all periphe			3							
oit 5	TOIE: TMF	R0 Overflow I	nterrupt En	able bit								
	 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt 											
oit 4	INTE: RA2	2/INT Externa	al Interrupt E	Enable bit								
	 1 = Enables the RA2/INT external interrupt 0 = Disables the RA2/INT external interrupt 											
				•								
it 3	RAIE: PORTA Change Interrupt Enable bit ⁽¹⁾ 1 = Enables the PORTA change interrupt											
	0 = Disabl	es the PORT	A change in	nterrupt								
it 2	T0IF: TMR0 Overflow Interrupt Flag bit ⁽²⁾											
		register has register did r			eared in soft	ware)						
oit 1	INTF: RA2	2/INT Externa	al Interrupt F	lag bit								
		A2/INT exter A2/INT exter	•	•		red in softwa	are)					
it O	RAIF: PORTA Change Interrupt Flag bit ⁽³⁾											
		at least one of the PORTA				state (must k	be cleared ir	n software)				
	Note 1:	IOCA regis	ter must als	o be enable	d.							
	2:	T0IF bit is s be initialize		mer0 rolls o aring the T(is unchange	ed on Reset	and should				
	3:	MCLR and be cleared			ct the previou again if the r			RAIF bit will				
	Legend:											
	R = Reada	able bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'				
	- n = Value	e at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	Inknown				

2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

REGISTER 2-4:	REGISTER 2-4: PIE1 — PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)										
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0			
	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE			
	bit 7							bit 0			
bit 7	EEIE: EE Write Complete Interrupt Enable bit 1 = Enables the EE write complete interrupt 0 = Disables the EE write complete interrupt										
bit 6	LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Enables the LVD interrupt										
bit 5	 0 = Disables the LVD interrupt CRIE: Cryptographic Interrupt Enable bit 1 = Enables the cryptographic interrupt 0 = Disables the cryptographic interrupt 										
bit 4	C2IE : Com 1 = Enable	parator 2 In s the Comp s the Comp	terrupt Enat arator 2 inte	ble bit ⁽¹⁾ rrupt							
bit 3	C1IE : Com 1 = Enable	parator 1 In s the Comp	terrupt Enat arator 1 inte	ble bit rrupt							
bit 2	 0 = Disables the Comparator 1 interrupt OSFIE: Oscillator Fail Interrupt Enable bit 1 = Enables the oscillator fail interrupt 0 = Disables the oscillator fail interrupt 										
bit 1		ented: Read									
bit 0 TMR1IE : Timer1 Interrupt Enable bit 1 = Enables the Timer1 interrupt 0 = Disables the Timer1 interrupt											
	Note 1:	PIC16F636	639 only.								
	Legend:										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$	

2.2.2.5 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 – PERIPHERAL INTERRUPT REQUEST REGISTER 1 (ADDRESS: 0Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF		TMR1IF
bit 7							bit 0

bit 7	EEIF: EEPROM Write Operation Interrupt Flag bit
	1 = The write operation completed (must be cleared in software)
	0 = The write operation has not completed or has not been started
bit 6	LVDIF: Low-Voltage Detect Interrupt Flag bit
	 1 = The supply voltage has crossed selected LVD voltage (must be cleared in software) 0 = The supply voltage has not crossed selected LVD voltage
bit 5	CRIF: Cryptographic Interrupt Flag bit
	 1 = The Cryptographic module has completed an operation (must be cleared in software) 0 = The Cryptographic module has not completed an operation or is Idle
bit 4	C2IF: Comparator 2 Interrupt Flag bit ⁽¹⁾
	 1 = Comparator output (C2OUT bit) has changed (must be cleared in software) 0 = Comparator output (C2OUT bit) has not changed
bit 3	C1IF: Comparator 1 Interrupt Flag bit
	 1 = Comparator output (C1OUT bit) has changed (must be cleared in software) 0 = Comparator output (C1OUT bit) has not changed
bit 2	OSFIF: Oscillator Fail Interrupt Flag bit
	1 = System oscillator failed, clock input has changed INTOSC (must be cleared in software)0 = System clock operating
bit 1	Unimplemented: Read as '0'
bit 0	TMR1IF: Timer1 Interrupt Flag bit
	1 = Timer1 rolled over (must be cleared in software)0 = Timer1 has not rolled over

Note 1: PIC16F636/639 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.6 PCON Register

The Power Control (PCON) register (see Table 12-3) contains flag bits to differentiate between a:

The PCON register also controls the $\underline{\text{Ultra}}$ Low-Power Wake-up and software enable of the $\overline{\text{BOD}}.$

The PCON register bits are shown in Register 2-6.

- Power-on Reset (POR)
- Wake-up Reset (WUR)
- Brown-out Detect (BOD)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

REGISTER 2-6: PCON – POWER CONTROL REGISTER (ADDRESS: 8Eh)

				•		,		
	U-0	U-0	R/W-0	R/W-1	R/W-x	U-0	R/W-0	R/W-x
	_	—	ULPWUE	SBODEN ⁽¹⁾	WUR	—	POR	BOD
bit	17							bit 0
	- i i	ented. De						
U	nimpierr	nented: Re	ad as 101					

bit 7-6	Unimplemented: Read as '0'
bit 5	ULPWUE: Ultra Low-Power Wake-up Enable bit
	1 = Ultra Low-Power Wake-up enabled
	0 = Ultra Low-Power Wake-up disabled
bit 4	SBODEN: Software BOD Enable bit ⁽¹⁾
	1 = BOD enabled
	0 = BOD disabled
bit 3	WUR: Wake-up Reset Status bit
	1 = No Wake-up Reset occurred
	0 = A Wake-up Reset occurred (must be set in software after a Power-on Reset occurs)
bit 2	Unimplemented: Read as '0'
bit 1	POR: Power-on Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOD: Brown-out Detect Status bit
	1 = No Brown-out Detect occurred
	0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)
	Note 1: BODEN<1:0> = 01 in the Configuration Word register for SBODEN to control the


Note 1: BODEN<1:0> = 01 in the Configuration Word register for SBODEN to control the Brown-out Detect module.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in Figure 2-5 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-5 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *AN556*, *"Implementing a Table Read"* (DS00556).

2.3.2 STACK

The PIC12F635/PIC16F636/639 family has an 8level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR and the IRP bit (STATUS<7>), as shown in Figure 2-6.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	;clear INDF register
	INCF	FSR	;INC POINTER
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTINUE			;yes continue





NOTES:

3.0 CLOCK SOURCES

3.1 Overview

The PIC12F635/PIC16F636/639 has a wide variety of clock sources and selection features to allow it to be used in a wide range of applications, while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the PIC12F635/PIC16F636/639 clock sources.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Clock Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch to the internal oscillator.

The PIC12F635/PIC16F636/639 can be configured in one of eight clock modes.

- 1. EC External clock with I/O on RA4.
- 2. LP Low gain crystal or Ceramic Resonator Oscillator mode.
- 3. XT Medium gain crystal or Ceramic Resonator Oscillator mode.
- 4. HS High gain crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with Fosc/4 output on RA4.
- 6. RCIO External Resistor-Capacitor (RC) with I/O on RA4.
- 7. INTOSC Internal oscillator with Fosc/4 output on RA4 and I/O on RA5.
- 8. INTOSCIO Internal oscillator with I/O on RA4 and RA5.

Clock source modes are configured by the FOSC<2:0> bits in the Configuration Word register (see **Section 12.0 "Special Features of the CPU"**). The internal clock can be generated by two oscillators. The HFINTOSC is a high-frequency calibrated oscillator. The LFINTOSC is a low-frequency uncalibrated oscillator.




FIGURE 3-1: PIC12F635/PIC16F636/639 CLOCK SOURCE BLOCK DIAGRAM

3.2 Clock Source Modes

Clock source modes can be classified as external or internal.

External clock modes rely on external circuitry for the clock source. Examples are oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC mode) circuits.

Internal clock sources are contained internally within PIC12F635/PIC16F636/639. The device has two internal oscillators: the 8 MHz High-Frequency Internal Oscillator (HFINTOSC) and 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching**").

3.3 External Clock Modes

3.3.1 OSCILLATOR START-UP TIMER (OST)

If the PIC12F635/PIC16F636/639 is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from the OSC1 pin following a Power-on Reset (POR) and the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the PIC12F635/PIC16F636/639.

When switching between clock sources, a delay is required to allow the new clock to stabilize. Table 3-1 shows oscillator delay examples.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Startup mode can be selected (see **Section 3.6 "Two-Speed Clock Start-up Mode"**).

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC HFINTOSC	31 kHz 125 kHz-8 MHz	5 μs-10 μs (approx.)
Sleep/POR	EC, RC	DC – 20 MHz	CPU Start-up
LFINTOSC (31 kHz)	EC, RC	DC – 20 MHz	
Sleep/POR	LP, XT, HS	31 kHz-20 MHz	1024 Clock Cycles (OST)
LFINTOSC (31 kHz)	HFINTOSC	125 kHz-8 MHz	1 μs (approx.)


TABLE 3-1: OSCILLATOR DELAY EXAMPLES

3.3.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 pin and the RA5 pin is available for general purpose I/O. Figure 3-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC12F635/PIC16F636/639 design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.





3.3.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to the OSC1 and OSC2 pins (Figure 3-1). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.


XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is better suited to drive resonators with a medium drive level specification, for example, low-frequency AT-cut quartz crystal resonators.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is better suited for resonators that require a high drive setting, for example, high-frequency AT-cut quartz crystal resonators or ceramic resonators.


Figure 3-3 and Figure 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

FIGURE 3-3: QUARTZ CRYSTAL


OPERATION (LP, XT OR HS MODE)



- according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
- Always verify oscillator performance over the VDD and temperature range that is expected for the application.



CERAMIC RESONATOR OPERATION (XT OR HS MODE)




- **Note 1:** A series resistor (Rs) may be required for ceramic resonators with low drive level.
 - 2: The value of RF varies with the Oscillator mode selected (typically between 2 M Ω to 10 M Ω).
 - An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation (typical value 1 MΩ).

3.3.4 EXTERNAL RC MODES

The External Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes, RC and RCIO.


In RC mode, the RC circuit connects to the OSC1 pin. The OSC2/CLKOUT pin outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the RC mode connections.

FIGURE 3-5: RC MODE



In RCIO mode, the RC circuit is connected to the OSC1 pin. The OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 4 of PORTA (RA4). Figure 3-6 shows the RCIO mode connections.

FIGURE 3-6: RCIO MODE



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal threshold voltage. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency or for low CEXT values. The user also needs to take into account variation due to tolerance of external RC components used.

3.4 Internal Clock Modes

The PIC12F635/PIC16F636/639 has two independent, internal oscillators that can be configured or selected as the system clock source.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user adjusted ±12% via software using the OSCTUNE register (Register 3-1).
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at approximately 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select (IRCF) bits.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching**").

3.4.1 LFINTOSC AND LFINTOSCIO MODES

The LFINTOSC and LFINTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection (FOSC) bits in the Configuration Word register (Register 12-1).

In **LFINTOSC** mode, the OSC1 pin is available for general purpose I/O. The OSC2/CLKOUT pin outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **LFINTOSCIO** mode, the OSC1 and OSC2 pins are available for general purpose I/O.

3.4.2 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered approximately $\pm 12\%$ via software using the OSCTUNE register (Register 3-1).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). One of seven frequencies can be selected via software using the IRCF bits (see **Section 3.4.4 "Frequency Select Bits** (**IRCF**)").

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz (IRCF \neq 000) as the system clock source (SCS = 1), or when Two-Speed Start-up is enabled (IESO = 1 and IRCF \neq 000).

The HF Internal Oscillator (HTS) bit (OSCCON<2>) indicates whether the HFINTOSC is stable or not.

3.4.2.1 OSCTUNE Register

bit 7-5 bit 4-0

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-1).

The OSCTUNE register has a tuning range of approximately $\pm 12\%$. The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. Due to process variation, the monotonicity and frequency step cannot be specified.

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. The HFINTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

REGISTER 3-1: OSCTUNE – OSCILLATOR TUNING REGISTER (ADDRESS: 90h)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Unimplem	ented: Read	d as '0'					
TUN<4:0>:	Frequency	Tuning bits					
01111 = M	aximum free	quency					
01110 =							
•							
•							
•							
00001 =							
	scillator mod	dule is runni	ng at the cal	librated freq	uency.		
11111 =							
•							
•							
-	inimum freq	uency					
	•	•					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2005 Microchip Technology Inc.

3.4.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated (approximate) 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). 31 kHz can be selected via software using the IRCF bits (see **Section 3.4.4 "Frequency Select Bits (IRCF)**"). The LFINTOSC is also the clock source for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF = 000) as the system clock source (SCS = 1), or when any of the following are enabled:

- Two-Speed Start-up (IESO = 1 and IRCF = 000)
- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The LF Internal Oscillator (LTS) bit (OSCCON<1>) indicates whether the LFINTOSC is stable or not.

3.4.4 FREQUENCY SELECT BITS (IRCF)

The output of the 8 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). The Internal Oscillator Frequency Select bits, IRCF<2:0> (OSCCON<6:4>), select the frequency output of the internal oscillators. One of eight frequencies can be selected via software:

- 8 MHz
- 4 MHz (Default after Reset)
- 2 MHz
- 1 MHz
- 500 kHz
- 250 kHz
- 125 kHz
- 31 kHz

Note:	Following any Reset, the IRCF bits are set
	to '110' and the frequency selection is set
	to 4 MHz. The user can modify the IRCF
	bits to select a different frequency.

3.4.5 HFINTOSC AND LFINTOSC CLOCK SWITCH TIMING

When switching between the LFINTOSC and the HFINTOSC, the new oscillator may already be shut down to save power. If this is the case, there is a 10 μ s delay after the IRCF bits are modified before the frequency selection takes place. The LTS/HTS bits will reflect the current active status of the LFINTOSC and the HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. IRCF bits are modified.
- 2. If the new clock is shut down, a 10 μs clock start- up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. CLKOUT is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. CLKOUT is now connected with the new clock. HTS/LTS bits are updated as required.
- 6. Clock switch is complete.

If the internal oscillator speed selected is between 8 MHz and 125 kHz, there is no start-up delay before the new frequency is selected. This is because the old and the new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

Note: Care must be taken to ensure a valid voltage or frequency selection is chosen. See voltage vs. frequency diagrams (Figure 15-2, Figure 15-3 and Figure 15-4) for more detail.

3.5 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit.

3.5.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit (OSCCON<0>) selects the system clock source that is used for the CPU and peripherals.

When SCS = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in the Configuration Word register (Register 12-1).

When SCS = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF bits. After a Reset, SCS is always cleared.

Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit. The user can monitor the OSTS (OSCCON<3>) to determine the current system clock source.

3.5.2 OSCILLATOR START-UP TIME-OUT STATUS BIT

The Oscillator Start-up Time-out Status (OSTS) bit (OSCCON<3>) indicates whether the system clock is running from the external clock source, as defined by the FOSC bits, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

3.6 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit (OSCCON<3>) to remain clear. When the PIC12F635/PIC16F636/639 is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 3.3.1 "Oscillator Startup Timer (OST)"**). The OST timer will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit (OSCCON<3>) is set, program execution switches to the external oscillator.

3.6.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO = 1 (CONFIG<10>) Internal/External Switchover bit.
- SCS = 0.
- FOSC configured for LP, XT or HS mode.
- Two-Speed Start-up mode is entered after:
- Power-on Reset (POR) and, if enabled, after PWRT has expired, or
- Wake-up from Sleep.

If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

3.6.2 TWO-SPEED START-UP SEQUENCE

The Two-Speed Start-up sequence is listed below.

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF bits (OSCCON<6:4>).
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

3.6.3 CHECKING EXTERNAL/INTERNAL CLOCK STATUS

Checking the state of the OSTS bit (OSCCON<3>) will confirm if the PIC12F635/PIC16F636/639 is running from the external clock source, as defined by the FOSC bits in the Configuration Word register (Register 12-1) or the internal oscillator.





FIGURE 3-7: TWO-SPEED START-UP

3.7 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate in the event of an oscillator failure. The FSCM can detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired.



The FSCM function is enabled by setting the FCMEN bit in the Configuration Word register (Register 12-1). It is applicable to all external clock options (LP, XT, HS, EC, RC or I/O modes).

In the event of an external clock failure, the FSCM will set the OSFIF bit (PIR1<2>) and generate an oscillator fail interrupt if the OSFIE bit (PIE1<2>) is set. The device will then switch the system clock to the internal oscillator. The system clock will continue to come from the internal oscillator unless the external clock recovers and the Fail-Safe condition is exited. The frequency of the internal oscillator will depend upon the value contained in the IRCF bits (OSCCON<6:4>). Upon entering the Fail-Safe condition, the OSTS bit (OSCCON<3>) is automatically cleared to reflect that the internal oscillator is active and the WDT is cleared. The SCS bit (OSCCON<0>) is not updated. Enabling FSCM does not affect the LTS bit.

The FSCM sample clock is generated by dividing the LFINTOSC clock by 64. This will allow enough time between FSCM sample clocks for a system clock edge to occur. Figure 3-8 shows the FSCM block diagram.

On the rising edge of the sample clock, the monitoring latch (CM = 0) will be cleared. On a falling edge of the primary system clock, the monitoring latch will be set (CM = 1). In the event that a falling edge of the sample clock occurs and the monitoring latch is not set, a clock failure has been detected. The assigned internal oscillator is enabled when FSCM is enabled, as reflected by the IRCF.


- Note 1: Two-Speed Start-up is automatically enabled when the Fail-Safe Clock Monitor mode is enabled.
 - 2: Primary clocks with a frequency of ≤ ~488 Hz will be considered failed by FSCM. A slow starting oscillator can cause an FCSM interrupt.

3.7.1 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, the execution of a SLEEP instruction, or a modification of the SCS bit. While in Fail-Safe condition, the PIC12F635/PIC16F636/639 uses the internal oscillator as the system clock source. The IRCF bits (OSCCON<6:4>) can be modified to adjust the internal oscillator frequency without exiting the Fail-Safe condition.



The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.



3.7.2 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired. If the external clock is EC or RC mode, monitoring will begin immediately following these events.

For LP, XT or HS mode, the external oscillator may require a start-up time considerably longer than the FSCM sample clock time or a false clock failure may be detected (see Figure 3-9). To prevent this, the internal oscillator is automatically configured as the system clock and functions until the external clock is stable (the OST has timed out). This is identical to Two-Speed Start-up mode. Once the external oscillator is stable, the LFINTOSC returns to its role as the FSCM source. Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit (OSCCON<3>) to verify the oscillator start-up and system clock switchover has successfully completed.

REGISTER 3-2:	OSCCON	- OSCILL/		NTROL RE	GISTER (A	DDRESS	: 8Fh)			
	U-0	R/W-1	R/W-1	R/W-0	R-1	R-0	R-0	R/W-0		
	—	IRCF2	IRCF1	IRCF0	OSTS ⁽¹⁾	HTS	LTS	SCS		
	bit 7						•	bit 0		
bit 7	Unimplem	ented: Read	d as '0'							
bit 6-4	IRCF<2:0>	: Nominal Ir	ternal Oscil	lator Freque	ency Select b	its				
	000 = 31 k	Hz								
	001 = 125	kHz								
	010 = 250	kHz								
	011 = 500	kHz								
		100 = 1 MHz								
	101 = 2 MI									
	110 = 4 MI									
	111 = 8 Mi		_	(1	`					
bit 3		cillator Start-	•							
					n clock define					
		-		-	clock (HFIN		FINTOSC)			
bit 2	HTS: HFIN	ITOSC (High	Frequency	– 8 MHz to	125 kHz) Sta	atus bit				
		OSC is stab								
	0 = HFINT	OSC is not	stable							
bit 1	LTS: LFIN	TOSC (Low	Frequency -	- 31 kHz) St	able bit					
	1 = LFINT	OSC is stab	е							
	0 = LFINT	OSC is not s	stable							
bit 0	SCS: Syste	em Clock Se	lect bit							
	•	al oscillator is		vstem clock						
		source defin								
			,							

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD, WUR	Value on all other Resets
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	—	TMR1IF	0000 00-0	0000 00-0
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE	C1IE	OSFIE	_	TMR1IE	0000 00-0	0000 00-0
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 x000	-110 x000
90h	OSCTUNE	—	_	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
2007h ⁽¹⁾	CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	—	—

Note 1: See Register 12-1 for operation of all Configuration Word register bits.

4.0 I/O PORTS

There are as many as twelve general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

4.1 **PORTA and the TRISA Registers**

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 4-4). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 4-1 shows how to initialize PORTA.

Reading the PORTA register (Register 4-3) reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch. RA3 reads '0' when MCLRE = 1.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

Note:	The CMCON0 (19h) register must be
	initialized to configure an analog channel
	as a digital input. Pins configured as
	analog inputs will read '0'.

EXAMPLE 4-1: INITIALIZING PORTA

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTA	;Init PORTA
MOVLW	07h	;Set RA<2:0> to
MOVWF	CMCON0	;digital I/O
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	0Ch	;Set RA<3:2> as inputs
MOVWF	TRISA	;and set RA<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

4.2 Additional Pin Functions

Every PORTA pin on the PIC12F635/PIC16F636/639 has an interrupt-on-change option and a weak pull-up/ pull-down option. RA0 has an Ultra Low-Power Wake-up option. The next three sections describe these functions.

4.2.1 WEAK PULL-UP/PULL-DOWN

Each of the PORTA pins, except RA3, has an internal weak pull-up and pull-down. The WDA bits select either a pull-up or pull-down for an individual port bit. Individual control bits can turn on the pull-up or pull-down. These pull-ups/pull-downs are automatically turned off when the port pin is configured as an output, as an alternate function or on a Power-on Reset, setting the RAPU bit (OPTION_REG<7>). A weak pull-up on RA3 is enabled when configured as MCLR in the Configuration Word register and disabled when high voltage is detected, to reduce current consumption through RA3, while in Programming mode.

Note: PORTA = GPIO TRISA = TRISIO **REGISTER 4-1:**

	U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
	—	—	WDA5	WDA4	—	WDA2	WDA1	WDA0
	bit 7							bit C
bit 7-6	Unimplem	nented: Rea	d as '0'					
bit 5-4	WDA<5:4:	>: Pull-up/Pເ	ull-down Sele	ection bits				
	1 = Pull-up							
		own selected	-					
bit 3	-	nented: Rea						
bit 2-0		•	ull-down Sele	ection bits				
	1 = Pull-up 0 = Pull-do	o selected own selected	1					
		enabled, th (WDA = 1)	pull-up/pull- ne pin is in l and the pin p is enabled	Input mode is not config	(TRIS = 1) jured as an	, the individu analog inpu	ual WDA bi t or clock fu	t is enabled nction.
			ter and the o					5
	Legend:							
	R = Reada	able bit	W = W	/ritable bit	U = Unir	nplemented	bit, read as	'0'
	- n = Value	e at POR	'1' = B	it is set		is cleared	x = Bit is ı	
REGISTER 4-2:			LL-UP/PUI					E88.05h)
LUISTER 4-2 .		U-0	R/W-1	R/W-1		R/W-1	R/W-1	R/W-1
	U-0		VPUDA5 ⁽³⁾	-				
	— 1.:	— V	PUDA5	WPUDA4	—	WPUDA2	WPUDA1	WPUDA0
	bit 7							bit (
h:+ 7 C	l lucius a lo m	antad. Daa						
bit 7-6	-	nented: Rea				3)		
bit 5-4			/Pull-down [Direction Sei	ection bits	•)		
		o/pull-down e o/pull-down e						
bit 3	-	nented: Rea						
bit 3	-		v/Pull-down [Direction Sol	action hite			
Dit 2-0		p/pull-down e						
		p/pull-down o						
	Note 1:	is enabled,	oull-up/pull-do the pin is in 1) and the p	Input mode	(TRIS = 1),	the individua	al WPUDĂ b	it is enabled
	2:		p is enabled ster and the o					onfiguratior
	3:	WPUDA5	bit can be	written if I	NTOSC is	enabled an	d T1OSC	is disabled
		otherwise,	the bit can r gured as OS	not be writte	n and reads	s as '1'. WPl	JDA4 bit ca	n be writter
	Legend:							

WDA – WEAK PULL-UP/PULL-DOWN REGISTER (ADDRESS: 97h)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 4-3: PORTA – PORTA REGISTER (ADDRESS: 05h)

U-0	U-0	R/W-x	R/W-x	R-x	R/W-x	R/W-0	R/W-0
—	—	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0

bit 7-6: Unimplemented: Read as '0'

bit 5-0: RA<5:0>: PORTA I/O pins

1 = Port pin is > VIH

0 = Port pin is < VIL

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown			

REGISTER 4-4: TRISA – PORTA TRI-STATE REGISTER (ADDRESS: 85h)

U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
-	—	TRISA5 ⁽²⁾	TRISA4 ⁽²⁾	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0
bit 7							bit 0

bit 7-6: Unimplemented: Read as '0'

bit 5-0: TRISA<5:0>: PORTA Tri-State Control bits^(1,2)

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

Note 1: TRISA<3> always reads '1'.

2: TRISA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.2.2 INTERRUPT-ON-CHANGE

Each of the PORTA pins is individually configurable as an interrupt-on-change pin. Control bits, IOCAx, enable or disable the interrupt function for each pin. Refer to Register 4-5. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTA. The 'mismatch' outputs of the last read are OR'd together to set the PORTA Change Interrupt Flag bit (RAIF) in the INTCON register (Register 2-3).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTA. This will end the mismatch condition, then
- b) Clear the flag bit RAIF.

A mismatch condition will continue to set flag bit RAIF. Reading PORTA will end the mismatch condition and allow flag bit RAIF to be cleared. The <u>latch</u> holding the last read value is not affected by a MCLR nor BOD Reset. After these Resets, the RAIF flag will continue to be set if a mismatch is present.

Note:	If a change on the I/O pin should occur
	when the read operation is being executed
	(start of the Q2 cycle), then the RAIF
	interrupt flag may not get set.

REGISTER 4-5: IOCA – INTERRUPT-ON-CHANGE PORTA REGISTER (ADDRESS: 96h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	IOCA5 ⁽²⁾	IOCA4 ⁽²⁾	IOCA3 ⁽³⁾	IOCA2	IOCA1	IOCA0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **IOCA<5:0>:** Interrupt-on-change PORTA Control bits^(2,3)

- 1 = Interrupt-on-change enabled⁽¹⁾
- 0 = Interrupt-on-change disabled
 - Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.
 - 2: IOCA<5:4> always reads '0' in XT, HS and LP Oscillator modes.
 - 3: IOCA<3> is ignored when WUR is enabled and the device is in Sleep mode.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.2.3 ULTRA LOW-POWER WAKE-UP

The Ultra Low-Power Wake-up (ULPWU) on RA0 allows a slow falling voltage to generate an interrupt-on-change on RA0 without excess current consumption. The mode is selected by setting the ULPWUE bit (PCON<5>). This enables a small current sink which can be used to discharge a capacitor on RA0.

To use this feature, the RA0 pin is configured to output '1' to charge the capacitor, interrupt-on-change for RA0 is enabled and RA0 is configured as an input. The ULPWUE bit is set to begin the discharge and a SLEEP instruction is performed. When the voltage on RA0 drops below VIL, an interrupt will be generated which will cause the device to wake-up. Depending on the state of the GIE bit (INTCON<7>), the device will either jump to the interrupt vector (0004h) or execute the next instruction when the interrupt event occurs. See Section 4.2.2 "Interrupt-on-change" and Section 12.9.3 "PORTA Interrupt" for more information.

This feature provides a low power technique for periodically waking up the device from Sleep. The timeout is dependent on the discharge time of the RC circuit on RA0. See Example 4-2 for initializing the Ultra Low Power Wake-up module.

The series resistor provides overcurrent protection for the RA0 pin and can allow for software calibration of the timeout (see Figure 4-1). A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired interrupt delay. This technique will compensate for the affects of temperature, voltage and component accuracy. The Ultra Low-Power Wake-up peripheral can also be configured as a simple Programmable Low-Voltage Detect or temperature sensor.

Note: For more information, refer to the Application Note AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879).

EXAMPLE 4-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
BSF	PORTA,0	;Set RA0 data latch
MOVLW	H'7'	;Turn off
MOVWF	CMCON0	; comparators
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
BCF	TRISA,0	;Output high to
CALL	CapDelay	; charge capacitor
BSF	PCON,ULPWUE	;Enable ULP Wake-up
BSF	IOCA,0	;Select RA0 IOC
BSF	TRISA,0	;RA0 to input
MOVLW	B'10001000'	;Enable interrupt
MOVWF	INTCON	; and clear flag
SLEEP		;Wait for IOC

4.2.4 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions, such as the comparator, refer to the appropriate section in this data sheet.

Figure 4-2 shows the diagram for this pin. The RA0 pin

is configurable to function as one of the following:

RA0/C1IN+/ICSPDAT/ULPWU

• a general purpose I/O

4.2.4.1

- an analog input to the comparator
- In-Circuit Serial Programming[™] data
- an analog input for the Ultra Low-Power Wake-up





FIGURE 4-1: BLOCK DIAGRAM OF RA0

4.2.4.2 RA1/C1IN-/VREF/ICSPCLK

Figure 4-2 shows the diagram for this pin. The RA1 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input to the comparator
- In-Circuit Serial Programming clock



4.2.4.3 RA2/T0CKI/INT/C1OUT

Figure 4-3 shows the diagram for this pin. The RA2 pin is configurable to function as one of the following:

- a general purpose I/O
- the clock input for TMR0
- an external edge-triggered interrupt
- a digital output from the comparator




© 2005 Microchip Technology Inc.

4.2.4.4 RA3/MCLR/VPP

Figure 4-4 shows the diagram for this pin. The RA3 pin is configurable to function as one of the following:

- a general purpose input
- as Master Clear Reset with weak pull-up
- a high-voltage detect for Program mode entry






4.2.4.5 RA4/TIG/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The RA4 pin is configurable to function as one of the following:

- a general purpose I/O
- a TMR1 gate input
- a crystal/resonator connection
- a clock output

FIGURE 4-5: BLOCK DIAGRAM OF RA4




4.2.4.6 RA5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The RA5 pin is configurable to function as one of the following:

- a general purpose I/O
- a TMR1 clock input
- a crystal/resonator connection
- · a clock input



BLOCK DIAGRAM OF RA5



Add r	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOD, UR	all o	ie on other sets
05h	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx	xx00	uu	uu00
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000	0000	0000	0000
0Eh	TMR1L	Holding I	Register fo	r the Least	Significant	t Byte of the	16-bit TM	R1 Registe	r	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding I	Register fo	r the Most	Significant	Byte of the	16-bit TMR	1 Register	ſ	xxxx	xxxx	uuuu	uuuu
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	uuuu	uuuu
1Ah	CMCON1	_		—	_	_	_	T1GSS	C2SYNC		10		10
19h	CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000	0000	0000	0000
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
85h	TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11	1111	11	1111
95h	WPUDA	—	_	WPUDA5	WPUDA4	_	WPUDA2	WPUDA1	WPUDA0	11	-111	11	-111
96h	IOCA	—	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00	0000	00	0000
97h	WDA	_	_	WDA5	WDA4	—	WDA2	WDA1	WDA0	11	-111	11	-111

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

4.3 PORTC

PORTC is a general purpose I/O port consisting of 6 bidirectional pins. The pins can be configured for either digital I/O or analog input to comparator. For specific information about individual functions, refer to the appropriate section in this data sheet.

Note: The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 4-3: INITIALIZING PORTC

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTC	;Init PORTC
MOVLW	07h	;Set RC<4,1:0> to
MOVWF	CMCON0	;digital I/O
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	
MOVLW	0Ch	;Set RC<3:2> as inputs
MOVWF	TRISC	;and set RC<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

4.3.1 RC0/C2IN+

The RC0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input to the comparator


4.3.2 RC1/C2IN-

The RC1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input to the comparator

FIGURE 4-7:

BLOCK DIAGRAM OF RC0 AND RC1



4.3.3 RC2

The RC2 pin is configurable to function as a general purpose I/O.


4.3.4 RC3

The RC3 pin is configurable to function as a general purpose I/O.

4.3.5 RC5

The RC5 pin is configurable to function as a general purpose I/O.

FIGURE 4-8: BLOCK DIAGRAM OF RC2, RC3 AND RC5




4.3.6 RC4/C2OUT

The RC4 pin is configurable to function as one of the following:

- a general purpose I/O
- a digital output from the comparator





REGISTER 4-6: PORTC – PORTC REGISTER (ADDRESS: 07h)

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0
—	—	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

bit 7-6: Unimplemented: Read as '0'

bit 5-0: RC<5:0>: PORTC General Purpose I/O Pin bits

1 = Port pin is > VIH

0 = Port pin is < VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 4-7: TRISC – PORTC TRI-STATE REGISTER (ADDRESS: 87h)

ι	J-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
-	_	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7								bit 0

bit 7-6: **Unimplemented**: Read as '0'

bit 5-0: TRISC<5:0>: PORTC Tri-State Control bit

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD, WUR	Value on all other Resets
07h	PORTC			RC5	RC4	RC3	RC2	RC1	RC0	xx xx00	uu uu00
19h	CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
87h	TRISC	—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111

Legend: x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

NOTES:

5.0 **TIMER0 MODULE**

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Note:	Additional information on the Timer0
	module is available in the "PICmicro® Mid-
	Range MCU Family Reference Manual"
	(DS33023).

5.1 **Timer0** Operation

Timer mode is selected by clearing the TOCS bit (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the TOCS bit (OPTION_REG<5>). In this mode, the Timer0 module will increment either on every rising or falling edge of pin RA2/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION_REG<4>). Clearing the TOSE bit selects the rising edge.

Note:	Counter mode has specific external clock requirements. Additional information on
	these requirements is available in the
	"PICmicro [®] Mid-Range MCU Family
	Reference Manual" (DS33023).

5.2 **Timer0 Interrupt**

A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit (INTCON<2>). The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep since the timer is shut off during Sleep.




FIGURE 5-1: **BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER**

5.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for TOCKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

Note: The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

REGISTER 5-1: OPTION_REG – OPTION REGISTER (ADDRESS: 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0				
bit 7				•			bit 0				
	•										
			y individual	values in the	e wpuda re	egister					
		•		•							
		U		/C1OUT pin							
	1 = Transition on RA2/T0CKI/INT/C1OUT pin										
0 = Internal instruction cycle clock (CLKOUT)											
TOSE: TM	R0 Source E	dge Select	bit								
	1 = Increment on high-to-low transition on RA2/T0CKI/INT/C1OUT pin										
		÷	ition on RA2	2/10CKI/IN1/	C1001 pin						
	•										
	-										
PS<2:0>:	Prescaler Ra	ate Select bi	ts								
Bit Value	TMR0 Rate	WDT Rate	₎ (1)								
000	1:2	1:1									
		–									
	-										
100	1:32	1:16									
101	1:64	1:32									
	-	-									
		1									
	A dedicated										
	R/W-1 RAPU bit 7 RAPU: PC 1 = PORT/ 0 = PORT/ INTEDG: I 1 = Interru 0 = Interru TOCS: TM 1 = Transit 0 = Interru TOSE: TM 1 = Increm PSA: Press 1 = Presca 0 = Presca PS<2:0>: Bit Value 000 001 010 011 100	R/W-1R/W-1RAPUINTEDGbit 7RAPU: PORTA Pull-up1 = PORTA pull-ups ar0 = PORTA pull-ups arINTEDG: Interrupt Edg1 = Interrupt on rising e0 = Interrupt on fallingTOCS: TMR0 Clock So1 = Interrupt on fallingTOCS: TMR0 Clock So1 = Transition on RA2/0 = Internal instructionTOSE: TMR0 Source E1 = Increment on high-0 = Increment on low-toPSA: Prescaler Assign1 = Prescaler is assign0 = Prescaler is assign0 = Prescaler is assign0 = Internal is tructionTMR0 Rate0001 : 20011 : 40101 : 161001 : 321011 : 641101 : 128	R/W-1R/W-1R/W-1RAPUINTEDGTOCSbit 7RAPU: PORTA Pull-up Enable bit1 = PORTA pull-ups are disabled0 = PORTA pull-ups are enabled bINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RA20 = Interrupt on falling edge of RA20 = Interrupt on falling edge of RA20 = Interrupt on RA2/TOCKI/INT/C0 = Internal instruction cycle clockTOES: TMR0 Clock Source Select1 = Transition on RA2/TOCKI/INT/C0 = Internal instruction cycle clockTOSE: TMR0 Source Edge Select1 = Increment on high-to-low trans0 = Increment on low-to-high transPSA: Prescaler Assignment bit1 = Prescaler is assigned to the W0 = Prescaler is assigned to the TimePSPSONO1 : 20 0 1 : 20 1 1 : 41 : 161 : 161 : 161 : 161 : 161 : 161 : 1641 : 1281 : 1281 : 128	R/W-1R/W-1R/W-1R/W-1RAPUINTEDGTOCSTOSEbit 7RAPU: PORTA Pull-up Enable bit1 = PORTA pull-ups are disabled0 = PORTA pull-ups are enabled by individual for the porter of the porter o	R/W-1R/W-1R/W-1R/W-1R/W-1RAPUINTEDGTOCSTOSEPSAbit 7RAPU: PORTA Pull-up Enable bit1 = PORTA pull-ups are disabled0 = PORTA pull-ups are enabled by individual values in theINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RA2/T0CKI/INT/C10UT pin0 = Interrupt on falling edge of RA2/T0CKI/INT/C10UT pin0 = Interrupt on falling edge of RA2/T0CKI/INT/C10UT pin0 = Internal instruction cycle clock (CLKOUT)TOSE: TMR0 Clock Source Select bit1 = Transition on RA2/T0CKI/INT/C10UT pin0 = Internal instruction cycle clock (CLKOUT)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA2/T0CKI/INT/0 = Increment on low-to-high transition on RA2/T0CKI/INT/0 = Increment on low-to-high transition on RA2/T0CKI/INT/PSA: Prescaler Assignment bit1 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS<2:0>: Prescaler Rate Select bitsBit Value TMR0 Rate WDT Rate ⁽¹⁾ 0011:20101:320111:160121:20131:321101:1281101:1281101:1281101:1281101:1281101:1281101:1281101:1281101:1281101:1281101:128<	R/W-1R/W-1R/W-1R/W-1R/W-1RAPUINTEDGTOCSTOSEPSAPS2bit 7RAPU: PORTA Pull-up Enable bit1 = PORTA pull-ups are disabled0 = PORTA pull-ups are enabled by individual values in the WPUDA reserve to the state of the	RW-1R/W-1R/W-1R/W-1R/W-1R/W-1RAPUINTEDGTOCSTOSEPSAPS2PS1bit 7RAPU: PORTA Pull-up Enable bit1 = PORTA pull-ups are disabled0 = PORTA pull-ups are enabled by individual values in the WPUDA registerINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RA2/T0CKI/INT/C10UT pin0 = Interrupt on falling edge of RA2/T0CKI/INT/C10UT pinOCK: TMR0 Clock Source Select bit1 = Transition on RA2/T0CKI/INT/C10UT pin0 = Internal instruction cycle clock (CLKOUT)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA2/T0CKI/INT/C10UT pin0 = Increment on low-to-high transition on RA2/T0CKI/INT/C10UT pinO = Prescaler Assignment bit1 = Prescaler Assignment bit1 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2: PS: Prescaler Rate Select bitsBit Value TMR0 Rate WDT Rate ⁽¹⁾ 0001:20101:80111:641:21:161:01:281:101:1281:101:1281:101:1281:101:1281:101:111:101:1281:101:1281:101:1281:101:1281:101:1281:101:1281:128				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this data sheet. The prescaler assignment is controlled in software by the control bit, PSA (OPTION_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS<2:0> bits (OPTION_REG<2:0>).

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, $x \dots$ etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

5.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 5-1 and Example 5-2) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 5-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

	/
STATUS, RPO	;Bank 0
STATUS, RP1	;
	;Clear WDT
TMR0	;Clear TMR0 and
	; prescaler
STATUS, RPO	;Bank 1
STATUS, RP1	;
b'00101111'	;Required if desired
OPTION_REG	; PS2:PS0 is
	; 000 or 001
	;
b'00101xxx'	;Set postscaler to
OPTION_REG	; desired WDT rate
STATUS, RPO	;Bank 0
STATUS, RP1	;
	STATUS, RP1 TMR0 STATUS, RP0 STATUS, RP1 b'00101111' OPTION_REG STATUS, RP0

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 5-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 5-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT		;Clear WDT and ;prescaler
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	b'xxxx0xxx'	;Select TMR0,
		;prescale, and
		;clock source
MOVWF	OPTION_REG	;
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, E WU	BOD,	Valu all o Res	
01h	TMR0	Timer0 M	ïmer0 Module Register								xxxx	uuuu	uuuu
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000	0000	0000	0000
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11	1111	11	1111

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

NOTES:

6.0 TIMER1 MODULE WITH GATE CONTROL


The PIC12F635/PIC16F636/639 has a 16-bit timer. Figure 6-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- Readable and writable
- Internal or external clock selection
- Synchronous or asynchronous operation
- Interrupt on overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input:
 - Selectable gate source: T1G or C2 output (T1GSS)
 - Selectable gate polarity (T1GINV)
- Optional LP oscillator

The Timer1 Control register (T1CON), shown in Register 6-1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

Note:	Additional information on timer modules is									
	available in the "PICmicro® Mid-Range									
	MCU Family Reference Manual"									
	(DS33023).									

FIGURE 6-1: TIMER1 ON THE PIC12F635/PIC16F636/639 BLOCK DIAGRAM



© 2005 Microchip Technology Inc.

6.1 Timer1 Modes of Operation

Timer1 can operate in one of three modes:

- 16-bit timer with prescaler
- 16-bit synchronous counter
- 16-bit asynchronous counter

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter and Timer modules, the counter/timer clock can be gated by the Timer1 gate, which can be selected as either the T1G pin or the Comparator 2 output.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge.

6.2 Timer1 Interrupt


The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit (PIR1<0>) is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 interrupt enable bit (PIE1<0>)
- PEIE bit (INTCON<6>)
- GIE bit (INTCON<7>).

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

FIGURE 6-2: TIMER1 INCREMENTING EDGE



6.3 Timer1 Prescaler

Timer1 has four prescaler options, allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits (T1CON<5:4>) control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

6.4 Timer1 Gate

Timer1 gate source is software configurable to be the $\overline{T1G}$ pin or the output of Comparator 2. This allows the device to directly time external events using $\overline{T1G}$ or analog events using Comparator 2. See CMCON1 (Register 7-2) for selecting the Timer1 gate source. This feature can simplify the software for many other applications.

Note:	TMR1GE bit (T1CON<6>) must be set to
	use either T1G or C2OUT as the Timer1
	gate source. See Register 7-2 for more
	information on selecting the Timer1 gate
	source.

Timer1 gate can be inverted using the T1GINV bit (T1CON<7>), whether it originates from the T1G pin or Comparator 2 output. This configures Timer1 to measure either the active-high or active-low time between events.

REGISTER 6-1:	T1CON – TIMER1 CONTROL REGISTER (ADDRESS: 10h)
	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
	T1GINV TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON
	bit 7 bit 0
bit 7	T1GINV: Timer1 Gate Invert bit ⁽¹⁾
	 1 = Timer1 gate is inverted 0 = Timer1 gate is not inverted
bit 6	TMR1GE: Timer1 Gate Enable bit ⁽²⁾
	If $TMR1ON = 0$:
	This bit is ignored.
	<u>If TMR1ON = 1:</u> 1 = Timer1 is on if Timer1 gate is not active
	0 = Timer 1 is on
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value 01 = 1:2 Prescale value
	01 = 1.2 Prescale value 00 = 1.1 Prescale value
bit 3	T10SCEN: LP Oscillator Enable Control bit
	If INTOSC without CLKOUT oscillator is active:
	1 = LP oscillator is enabled for Timer1 clock
	0 = LP oscillator is off Else:
	This bit is ignored.
bit 2	TISYNC : Timer1 External Clock Input Synchronization Control bit
	<u>TMR1CS = 1:</u>
	1 = Do not synchronize external clock input
	0 = Synchronize external clock input <u>TMR1CS = 0:</u>
	This bit is ignored. Timer1 uses the internal clock.
bit 1	TMR1CS: Timer1 Clock Source Select bit
	 1 = External clock from T1CKI pin (on the rising edge) 0 = Internal clock (Fosc/4)
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1
	Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
	 TMR1GE bit must be set to use either T1G pin or C2OUT, as selected by the T1GSS bit (CMCON1<1>), as a Timer1 gate source.
	Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2005 Microchip Technology Inc.

6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples in the "*PICmicro*[®] *Mid-Range MCU Family Reference Manual*" (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

6.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated up to 31 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 3-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up.

TRISA5 and TRISA4 bits are set when the Timer1 oscillator is enabled. RA5 and RA4 bits read as '0' and TRISA5 and TRISA4 bits read as '1'.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

6.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when set up in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- Timer1 must be on (T1CON<0>)
- TMR1IE bit (PIE1<0>) must be set
- PEIE bit (INTCON<6>) must be set

The device will wake-up on an overflow. If the GIE bit (INTCON<7>) is set, the device will wake-up and jump to the Interrupt Service Routine (0004h) on an overflow. If the GIE bit is clear, execution will continue with the next instruction.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR	Value on all other Resets
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	—	TMR1IF	0000 00-0	0000 00-0
0Eh	TMR1L	Holding F	Register for	r the Least S	Significant E	Byte of the 1	6-bit TMR	1 Register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding F	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								uuuu uuuu
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000 0000	uuuu uuuu
1Ah	CMCON 1	—	—	—	—	—	—	T1GSS	C2SYNC	10	10
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE	C1IE	OSFIE	_	TMR1IE	0000 00-0	0000 00-0

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER1

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

7.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with I/O port pins RA0, RA1, RC0 and RC1, while the outputs are multiplexed to pins RA2 and RC4. An on-chip Comparator Voltage Reference (CVREF) can also be applied to the inputs of the comparators.

The CMCON0 register (Register 7-1) controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 7-4.

Note:	The PIC12F635 has only 1 comparator.						
	The comparator on the PIC12F635						
	behaves like comparator 2 of the						
	PIC16F636/639.						

REGISTER 7-1: CMCON0 – COMPARATOR CONTROL 0 REGISTER (ADDRESS: 19h)

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	C2OUT ⁽¹⁾	C10UT ⁽²⁾	C2INV ⁽¹⁾	C1INV ⁽²⁾	CIS	CM2	CM1	CM0
	bit 7							bit 0
bit 7	C2OUT: Co	mparator 2	Output bit ⁽¹)				
	<u>When C2IN</u> 1 = C2 VIN-							
	0 = C2 VIN-	-						
	When C2IN							
	1 = C2 VIN- 0 = C2 VIN-	-						
bit 6	C1OUT: Co	mparator 1	Output bit ⁽²	2)				
	When C1IN							
	1 = C1 VIN- 0 = C1 VIN-	+ > C1 VIN- + < C1 VIN-						
	When C1IN							
	1 = C1 VIN- 0 = C1 VIN-	+ < C1 VIN- + > C1 VIN-						
bit 5	C2INV: Co	mparator 2 (Dutput Inve	rsion bit ⁽¹⁾				
		out inverted						
L:4	•	out not inver		naiana hit(2)				
bit 4		mparator 1 (out inverted	Jutput Invel	rsion dit-				
	•	out not inverted	ted					
bit 3	CIS: Comp	arator Input	Switch bit					
		:2:0> = <u>010</u> :						
	-	- connects t						
	-	- connects t						
		- connects t						
		:2:0> = <u>001</u> :						
	-	- connects t						
		- connects t						
bit 2-0		Comparator		modoo ord (oottingo		
	Figure 7-4	snows the C	omparator	modes and (JVI<2:0> DI	t settings.		
	Note 1:	PIC16F636	639 only. F	Reads as '0'	for PIC12F6	635.		
	2:	PIC12F635	bit names	are COUT a	nd CINV.			
	Legend:							
	Legenu.							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

7.1 Comparator Operation

A single comparator is shown in Figure 7-1 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-1 represent the uncertainty due to input offsets and response time.

Note:	To use CIN+ and CIN- pins as analog
	inputs, the appropriate bits must be
	programmed in the CMCON0 (19h)
	register.


The polarity of the comparator output can be inverted by setting the CxINV bits (CMCON0<5:4>). Clearing CxINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 7-1.

TABLE 7-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	CxOUT
VIN- > VIN+	0	0
Vin- < Vin+	0	1
VIN- > VIN+	1	1
VIN- < VIN+	1	0

FIGURE 7-1:


SINGLE COMPARATOR



7.2 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 7-2. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as analog inputs according to the input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.




7.3 Comparator Configuration


There are eight modes of operation for the comparators. The CMCON0 register is used to select these modes. Figure 7-3 and Figure 7-4 show the eight possible modes. The TRISA and TRISC registers control the data direction of the comparator output pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 15.0** "**Electrical Specifications**".

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.

FIGURE 7-3: COMPARATOR I/O OPERATING MODES FOR PIC12F635



Note 1: Lowest power statement assures valid digital stats on GPO, GP1 and GP2.








FIGURE 7-6: PIC16F636/639 COMPARATOR C1 OUTPUT BLOCK DIAGRAM



© 2005 Microchip Technology Inc.



REGISTER 7-2: CMCON1 – COMPARATOR CONTROL 1 REGISTER (ADDRESS: 1Ah)

						(,	
	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0
	_	_	_	—	_	_	T1GSS	C2SYNC ⁽¹⁾
	bit 7							bit 0
bit 7-2:	Unimpleme	nted: Read a	s '0'					
bit 1	T1GSS: Tim	er1 Gate Sou	rce Select bit					
		•	T1G pin (RA		nfigured as dig	gital input)		
	0 = Timer1 g	gate source is	Comparator 2	2 output				
bit 0	C2SYNC: C	omparator 2 S	Synchronize b	it (2)				
	1 = C2 outp	out synchronia	zed with falling	g edge of Tim	er1 clock			
	0 = C2 output not synchronized with Timer1 clock							
	Note 1: C2SYNC is C1SYNC in PIC12F635.							
	Legend:							
	R = Readab	le bit	W = Wr	itable bit	U = Unimp	plemented bit,	read as '0'	

'0' = Bit is cleared

- n = Value at POR

'1' = Bit is set

x = Bit is unknown

7.4 Comparator Outputs

The comparator outputs are read through the CMCON0 register. These bits are read-only. The comparator outputs may also be directly output to the RA2 and RC4 I/O pins. When enabled, multiplexers in the output path of the RA2 and RC4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 7-5 and Figure 7-6 show the output block diagrams for Comparator 1 and 2.

The TRIS bits will still function as an output enable/ disable for the RA2 and RC4 pins while in this mode.

The polarity of the comparator outputs can be changed using the C1INV and C2INV bits (CMCON0<5:4>).

Timer1 gate source can be configured to use the $\overline{T1G}$ pin or Comparator 2 output as selected by the T1GSS bit (CMCON1<1>). This feature can be used to time the duration or interval of analog events. The output of Comparator 2 can also be synchronized with Timer1 by setting the C2SYNC bit (CMCON1<0>). When enabled, the output of Comparator 2 is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, Comparator 2 is latched after the prescaler. To prevent a race condition, the Comparator 2 output is latched on the falling edge of the Timer1 increments on the rising edge of its clock source. See Figure 7-6, Comparator C2 Output Block Diagram and Figure 5-1, Timer1 on the PIC12F635/PIC16F636/639 Block Diagram for more information.

It is recommended to synchronize Comparator 2 with Timer1 by setting the C2SYNC bit when Comparator 2 is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if Comparator 2 changes during an increment.

7.5 Comparator Interrupts

The comparator interrupt flags are set whenever there is a change in the output value of its respective comparator. Software will need to maintain information about the status of the output bits, as read from CMCON0<7:6>, to determine the actual change that has occurred. The CxIF bits (PIR1<4:3>) are the Comparator Interrupt Flags. These bits must be reset in software by clearing them to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated. The CxIE bits (PIE1<4:3>) and the PEIE bit (INTCON<6>) must be set to enable the interrupts. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CxIF bits will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON0. This will end the mismatch condition.
- b) Clear flag bits CxIF.

A mismatch condition will continue to set flag bits CxIF. Reading CMCON0 will end the mismatch condition and allow flag bits CxIF to be cleared.

Note:	If a change in the CMCON0 register
	(CxOUT) should occur when a read
	operation is being executed (start of the
	Q2 cycle), then the CxIF (PIR1<4:3>)
	interrupt flags may not get set.

7.6 Comparator Reference

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The VRCON register (Register 7-3) controls the voltage reference module shown in Figure 7-8.

7.6.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.

The following equation determines the output voltages:

EQUATION 7-1:

```
VRR = 1 (low range): CVREF = (VR < 3:0 > /24) \times VDDVRR = 0 (high range):CVREF = (VDD/4) + (VR < 3:0 > x VDD/32)
```

7.6.2 VOLTAGE REFERENCE ACCURACY/ERROR

The voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the comparator voltage reference can be found in **Section 15.0** "**Electrical Specifications**".




FIGURE 7-8: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

7.7 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 15-7).

7.8 Operation During Sleep

The comparators and voltage reference, if enabled before entering Sleep mode, remain active during Sleep. This results in higher Sleep currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in Sleep mode, turn off the comparator, CM<2:0> = 111 and voltage reference, VRCON<7> = 0.

While the comparator is enabled during Sleep, an interrupt will wake-up the device. If the GIE bit (INTCON<7>) is set, the device will jump to the interrupt vector (0004h) and if clear, continues execution with the next instruction. If the device wakes up from Sleep, the contents of the CMCON0, CMCON1 and VRCON registers are not affected.

7.9 Effects of a Reset

A device Reset forces the CMCON0, CMCON1 and VRCON registers to their Reset states. This forces the comparator module to be in the Comparator Reset mode, CM<2:0> = 000 and the voltage reference to its OFF state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.

REGISTER 7-3: VRCON

VRCON – VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)

						•		,
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	VREN	—	VRR	—	VR3	VR2	VR1	VR0
	bit 7							bit 0
bit 7	VREN: CV	REF Enable	bit					
	1 = CVREF	circuit powe	ered on					
	0 = CVREF	circuit powe	ered down, r	no IDD drain	and CVREF :	= Vss		
bit 6	Unimplemented: Read as '0'							
bit 5	VRR: CVR	EF Range S	election bit					
	1 = Low ra	nge						
	0 = High ra	ange						
bit 4	Unimplemented: Read as '0'							
bit 3-0	VR<3:0>: CVREF Value Selection bits $0 \le VR<3:0> \le 15$							
	When VRR	R = 1:						
	CVREF = (VR < 3:0 > /24) * VDD							
	When $VRR = 0$:							
	CVREF = VDD/4 + (VR < 3:0 > /32) * VDD							
	Legend:							

R = Readable bit	W = Writable bit	it U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

NOTES:

8.0 PROGRAMMABLE LOW-VOLTAGE DETECT (PLVD) MODULE

The Programmable Low-Voltage Detect module is an interrupt driven supply level detection. The voltage detection monitors the internal power supply.

8.1 Voltage Trip Points

The PIC12F635/PIC16F636/639 device supports eight internal PLVD trip points. See Register 8-1 for available PLVD trip point voltages.

REGISTER 8-1: LVDCON – LOW-VOLTAGE DETECT CONTROL REGISTER (ADDRESS: 94h)

U-0	U-0	R-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	—	IRVST	LVDEN	_	LVDL2	LVDL1	LVDL0
bit 7							bit 0

bit 7-6	Unimplemented: Read as '0'
bit 5	IRVST: Internal Reference Voltage Stable Status Flag bit
	1 = Indicates that the PLVD is stable and PLVD interrupt is reliable
	0 = Indicates that the PLVD is not stable and PLVD interrupt should not be enabled
bit 4	LVDEN: Low-Voltage Detect Power Enable bit
	1 = Enables PLVD, powers up PLVD circuit and supporting reference circuitry
	0 = Disables PLVD, powers down PLVD and supporting circuitry
bit 3	Unimplemented: Read as '0'
bit 2-0	LVDL<2:0>: Low-Voltage Detection Limit bits (nominal values)
	111 = 4.5V
	110 = 4.2V
	101 = 4.0V
	100 = 2.3V (default)
	011 = 2.2V
	010 = 2.1V 001 = 2.0V
	001 = 2.00 $000 = 1.9V^{(1)}$
	Note 1: Not tested and below minimum VDD.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 8-1: REGISTERS ASSOCIATED WITH PROGRAMMABLE LOW-VOLTAGE DETECT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR	Value on all other Resets
94h	LVDCON		_	IRVST	LVDEN		LVDL2	LVDL1	LVDL0	00-000	00 -000
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	_	TMR1IF	0000 00-0	0000 00-0
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	—	TMR1IE	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the comparator or comparator voltage reference module.

Note 1: PIC16F636/639 only.

NOTES:

9.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDAT
- EEADR

EEDAT holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. PIC16F636/639 has 256 bytes of data EEPROM and the PIC12F635 has 64 bytes.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip-to-chip. Please refer to A/C specifications in **Section 15.0 "Electrical Specifications"** for exact limits.

When the data memory is code-protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access the data EEPROM data and will read zeroes.

Additional information on the data EEPROM is available in the "*PICmicro*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

REGISTER 9-1:	EEDAT – EEPROM DATA REGISTER	(ADDRESS: 9Ah)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **EEDATn**: Byte Value to Write to or Read From Data EEPROM bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 9-2: EEADR – EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EEADR7 ⁽¹⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0
bit 7							bit 0

bit 7-0 EEADR: Specifies 1 of 256 Locations for EEPROM Read/Write Operation bits

Note 1: PIC16F636/639 only. Read as '0' on PIC12F635.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2005 Microchip Technology Inc.

9.1 **EECON1 AND EECON2 Registers**

EECON1 is the control register with four low-order bits physically implemented. The upper four bits are nonimplemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit, clear it and rewrite the location. The data and address will be cleared. Therefore, the EEDAT and EEADR registers will need to be re-initialized.

Interrupt flag, EEIF bit (PIR1<7>), is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

Note: The EECON1, EEDAT and EEADR registers should not be modified during a data EEPROM write (WR bit = 1).

REGISTER

3:	EECON1 -	EEPRON		L 1 REGIS	STER (ADD	RESS: 9C	ĥ)				
	U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0			
	_	_			WRERR	WREN	WR	RD			
	bit 7							bit 0			
	Unimplem	ented: Rea	id as '0'								
	WRERR: E	EPROM E	rror Flag bit								
		•		•	ed (any MCLI	R Reset, ang	y WDT Res	et during			
		•	or BOD dete on completed	,							
		•	te Enable bit								
	1 = Allows										
	0 = Inhibits	write to the	e data EEPR	OM							
	WR: Write	Control bit									
					y hardware	once write is	s complete.	The WR bit			
		-	ot cleared, ir data EEPRC	-							
	RD: Read (
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit										
		can only be set, not cleared, in software.) 0 = Does not initiate an EEPROM read									
	0 = Does r	not initiate a	IN EEPROM	read							
	Legend:										
	S = Bit can	only be se	t								
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'			
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is ι	Inknown			

9.2 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>), as shown in Example 9-1. The data is available, in the very next cycle, in the EEDAT register. Therefore, it can be read in the next instruction. EEDAT holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 9-1:	DATA EEPROM READ

 == \		
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	i
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	;Address to read
BSF	EECON1,RD	;EE Read
MOVF	EEDAT,W	;Move data to W

9.3 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 9-2.

	BSF	STATUS, RPO	;Bank 1
	BCF	STATUS, RP1	;
	BSF	EECON1,WREN	;Enable write
	BCF	INTCON,GIE	;Disable INTs
	MOVLW	55h	;Unlock write
ed	MOVWF	EECON2	;
uer	MOVLW	AAh	;
Sed	MOVWF	EECON2	;
	BSF	EECON1,WR	;Start the write
	BSF	INTCON,GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit (PIR1<7>) must be cleared by software.

9.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 9-3) to the desired value to be written.

EXAMPLE	9-3:	WRITE	VERIFY

BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVF	EEDAT,W	;EEDAT not changed
		;from previous write
BSF	EECON1,RD	;YES, Read the
		;value written
XORWF	EEDAT,W	
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

9.4.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). The maximum endurance for any EEPROM cell is specified as D120. D124 specifies a maximum number of writes to any EEPROM location before a refresh is required of infrequently changing memory locations.

9.4.2 EEPROM ENDURANCE

As an example, hypothetically, a data EEPROM is 64 bytes long and has an endurance of 1M writes. It also has a refresh parameter of 10M writes. If every memory location in the cell were written the maximum number of times, the data EEPROM would fail after 64M write cycles. If every memory location, save 1, were written the maximum number of times, the data EEPROM would fail after 63M write cycles, but the one remaining location could fail after 10M cycles. If proper refreshes occurred, then the lone memory location would have to be refreshed 6 times for the data to remain correct.

9.5 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (nominal 64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power glitch
- Software malfunction

9.6 Data EEPROM Operation During Code Protection

Data memory can be code-protected by programming the CPD bit in the Configuration Word (Register 12-1) to '0'.

When the data memory is code-protected, the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations in program memory to '0' will also help prevent data memory code protection from becoming breached.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD WUR	Value on , all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	_	TMR1IF	0000 00-	0 0 0 0 0 0 0 0 0 0
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE	0000 00-	0 0 0 0 0 0 0 0 0 0
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 000	0000 0000
9Bh	EEADR	EEADR7 ⁽¹⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 000	0000 0000
9Ch	EECON1	_	_		_	WRERR	WREN	WR	RD	x00	0 q000
9Dh	EECON2	EEPROM Control Register 2 (not a physical register)									

TABLE 9-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Legend: x = unknown, u = unchanged, --- = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the data EEPROM module.

Note 1: PIC16F636/639 only.

10.0 KEELOQ[®] COMPATIBLE CRYPTOGRAPHIC MODULE

To obtain information regarding the implementation of the KEELOQ module, Microchip Technology requires the execution of the "KEELOQ[®] Encoder License Agreement".

The "KEELOQ[®] Encoder License Agreement" may be accessed through the Microchip web site located at <u>www.microchip.com/KEELOQ</u>. Further information may be obtained by contacting your local Microchip Sales Representative.

NOTES:

11.0 ANALOG FRONT-END (AFE) FUNCTIONAL DESCRIPTION (PIC16F639 ONLY)

The PIC16F639 device consists of the PIC16F636 device and low frequency (LF) Analog Front-End (AFE), with the AFE section containing three analoginput channels for signal detection and LF talk-back. This section describes the Analog Front-End (AFE) in detail.

The PIC16F639 device can detect a 125 kHz input signal as low as 1 mVpp and transmit data by using internal LF talk-back modulation or via an external transmitter. The PIC16F639 can also be used for various bidirectional communication applications. Figure 11-3 and Figure 11-4 show application examples of the device.

Each analog input channel has internal tuning capacitance, sensitivity control circuits, an input signal strength limiter and an LF talk-back modulation transistor. An Automatic Gain Control (AGC) loop is used for all three input channel gains. The output of each channel is OR'd and fed into a demodulator. The digital output is passed to the LFDATA pin. Figure 11-1 shows the block diagram of the AFE and Figure 11-2 shows the LC input path.

There are a total of eight Configuration registers. Six of them are used for AFE operation options, one for column parity bits and one for status indication of AFE operation. Each register has 9 bits including one row parity bit. These registers are readable and writable by SPI (Serial Protocol Interface) commands except for the Status register, which is read-only.

11.1 RF Limiter

The RF Limiter limits LC pin input voltage by de-Q'ing the attached LC resonant circuit. The absolute voltage limit is defined by the silicon process's maximum allowed input voltage (see **Section 15.0 "Electrical Specifications"**). The limiter begins de-Q'ing the external LC antenna when the input voltage exceeds VDE_Q, progressively de-Q'ing harder to reduce the antenna input voltage.

The signal levels from all 3 channels are combined such that the limiter attenuates all 3 channels uniformly, in respect to the channel with the strongest signal.

11.2 Modulation Circuit

The modulation circuit consists of a modulation transistor (FET), internal tuning capacitors and external LC antenna components. The modulation transistor and the internal tuning capacitors are connected between the LC input pin and LCCOM pin. Each LC input has its own modulation transistor.

When the modulation transistor turns on, its low Turn-on Resistance (RM) clamps the induced LC antenna voltage. The coil voltage is minimized when the modulation transistor turns-on and maximized when the modulation transistor turns-off. The modulation transistor's low Turn-on Resistance (RM) results in a high modulation depth.

The LF talk-back is achieved by turning on and off the modulation transistor.

The modulation data comes from the microcontroller section via the digital SPI interface as "Clamp On", "Clamp Off" commands. Only those inputs that are enabled will execute the clamp command. A basic block diagram of the modulation circuit is shown in Figure 11-1 and Figure 11-2.

The modulation FET is also shorted momentarily after Soft Reset and Inactivity timer time-out.

11.3 Tuning Capacitor

Each channel has internal tuning capacitors for external antenna tuning. The capacitor values are programmed by the Configuration registers up to 63 pF, 1 pF per step.

Note: The user can control the tuning capacitor by programming the AFE Configuration registers.

11.4 Variable Attenuator

The variable attenuator is used to attenuate, via AGC control, the input signal voltage to avoid saturating the amplifiers and demodulators.

Note: The variable attenuator function is accomplished by the device itself. The user cannot control its function.

11.5 Sensitivity Control

The sensitivity of each channel can be reduced by the channel's Configuration register sensitivity setting. This is used to desensitize the channel from optimum.

Note: The user can desensitize the channel sensitivity by programming the AFE Configuration registers.

11.6 AGC Control

The AGC controls the variable attenuator to limit the internal signal voltage to avoid saturation of internal amplifiers and demodulators (Refer to **Section 11.4 "Variable Attenuator")**.

The signal levels from all 3 channels are combined such that AGC attenuates all 3 channels uniformly in respect to the channel with the strongest signal.

Note:	The AGC control function is accomplished								
	by the device itself. The user cannot								
	control its function.								

11.7 Fixed Gain Amplifiers 1 and 2

FGA1 and FGA2 provides a maximum two-stage gain of 40 dB.

Note:	The user cannot control the gain of these
	two amplifiers.

11.8 Auto Channel Selection

The Auto Channel Selection feature is enabled if the Auto Channel Select bit AUTOCHSEL<8> in Configuration Register 5 (Register 11-6) is set, and disabled if the bit is cleared. When this feature is active (i.e., AUTOCHSE <8> = 1), the control circuit checks the demodulator output of each input channel immediately after the AGC settling time (TSTAB). If the output is high, it allows this channel to pass data, otherwise it is blocked.

The status of this operation is monitored by AFE Status Register 7 bits <8:6> (Register 11-8). These bits indicate the current status of the channel selection activity, and automatically updates for every Soft Reset period. The auto channel selection function resets after each Soft Reset (or after Inactivity timer time-out). Therefore, the blocked channels are reenabled after Soft Reset.

This feature can make the output signal cleaner by blocking any channel that was not high at the end of TAGC. This function works only for demodulated data output, and is not applied for carrier clock or RSSI output.

11.9 Carrier Clock Detector

The Detector senses the input carrier cycles. The output of the Detector switches digitally at the signal carrier frequency. Carrier clock output is available when the output is selected by the DATOUT bit in the AFE Configuration Register 1 (Register 11-2).

11.10 Demodulator

The Demodulator consists of a full-wave rectifier, low pass filter, peak detector and Data Slicer that detects the envelope of the input signal.

11.11 Data Slicer

The Data Slicer consists of a reference generator and comparator. The Data Slicer compares the input with the reference voltage. The reference voltage comes from the minimum modulation depth requirement setting and input peak voltage. The data from all 3 channels are OR'd together and sent to the output enable filter.

11.12 Output Enable Filter

The Output Enable Filter enables the LFDATA output once the incoming signal meets the wake-up sequence requirements (see Section 11.15 "Configurable Output Enable Filter").

11.13 RSSI (Received Signal Strength Indicator)

The RSSI provides a current which is proportional to the input signal amplitude (see Section 11.31.3 "Received Signal Strength Indicator (RSSI) Output").

11.14 Analog Front-End Timers

The AFE has an internal 32 kHz RC oscillator. The oscillator is used in several timers:

- Inactivity timer
- Alarm timer
- Pulse Width timer
- Period timer
- AGC settling timer

11.14.1 RC OSCILLATOR

The RC oscillator is low power, $32 \text{ kHz} \pm 10\%$ over temperature and voltage variations.

11.14.2 INACTIVITY TIMER

The Inactivity Timer is used to automatically return the AFE to Standby mode, if there is no input signal. The time-out period is approximately 16 ms (TINACT), based on the 32 kHz internal clock.

The purpose of the Inactivity Timer is to minimize AFE current draw by automatically returning the AFE to the lower current Standby mode, if there is no input signal for approximately 16 ms.

The timer is reset when:

- An amplitude change in LF input signal, either high-to-low or low-to-high
- CS pin is low (any SPI[™] command)
- Timer-related Soft Reset

The timer starts when:

• AFE receives any LF signal

The timer causes an AFE Soft Reset when:

• A previously received LF signal does not change either high-to-low or low-to-high for TINACT

The Soft Reset returns the AFE to Standby mode where most of the analog circuits, such as the AGC, demodulator and RC oscillator, are powered down. This returns the AFE to the lower Standby Current mode.

11.14.3 ALARM TIMER

The Alarm Timer is used to notify the MCU that the AFE is receiving LF signal that does not pass the output enable filter requirement. The time-out period is approximately 32 ms (TALARM) in the presence of continuing noise.

The Alarm Timer time-out occurs if there is an input signal for longer than 32 ms that does not meet the output enable filter requirements. The Alarm Timer time-out causes:

- a) The ALERT pin to go low.
- b) The ALARM bit to set in the AFE Status Configuration 7 register (Register 11-8).

The MCU is informed of the Alarm timer time-out by monitoring the ALERT pin. If the Alarm timer time-out occurs, the MCU can take appropriate actions such as lowering channel sensitivity or disabling channels. If the noise source is ignored, the AFE can return to a lower standby current draw state. The timer is reset when the:

- CS pin is low (any SPI command).
- Output enable filter is disabled.
- LFDATA pin is enabled (signal passed output enable filter).

The timer starts when:

• Receiving a LF signal.

The timer causes a low output on the ALERT pin when:

• Output enable filter is enabled and modulated input signal is present for TALARM, but does not pass the output enable filter requirement.

Note: The Alarm timer is disabled if the output enable filter is disabled.

11.14.4 PULSE WIDTH TIMER

The Pulse Width Timer is used to verify that the received output enable sequence meets both the minimum TOEH and minimum TOEL requirements.

11.14.5 PERIOD TIMER

The Period Timer is used to verify that the received output enable sequence meets the maximum TOET requirement.

11.14.6 AGC SETTLING TIMER (TAGC)

This timer is used to keep the output enable filter in Reset while the AGC settles on the input signal. The time-out period is approximately 3.5 ms. At end of this time (TAGC), the input should remain high (TPAGC), otherwise the counting is aborted and a Soft Reset is issued. See Figure 11-6 for details.

- Note 1: The AFE needs continuous and uninterrupted high input signal during AGC settling time (TAGC). Any absence of signal during this time may reset the timer and a new input signal is needed for AGC settling time, or may result in improper AGC gain settings which will produce invalid output.
 - 2: The rest of the AFE section wakes up if any of these input channels receive the AGC settling time correctly. AFE Status Register 7 bits <4:2> (Register 11-8) indicate which input channels have waken up the AFE first. Valid input signal on multiple input pins can cause more than one channel's indicator bit to be set.





FIGURE 11-1: FUNCTIONAL BLOCK DIAGRAM – ANALOG FRONT-END






FIGURE 11-4: PASSIVE KEYLESS ENTRY (PKE) TRANSPONDER CONFIGURATION EXAMPLE




FIGURE 11-3: BIDIRECTIONAL PASSIVE KEYLESS ENTRY (PKE) SYSTEM APPLICATION EXAMPLE

11.15 Configurable Output Enable Filter

The purpose of this filter is to enable the LFDATA output and wake the microcontroller only after receiving a specific sequence of pulses on the LC input pins. Therefore, it prevents the AFE from waking up the microcontroller due to noise or unwanted input signals. The circuit compares the timing of the demodulated header waveform with a pre-defined value, and enables the demodulated LFDATA output when a match occurs.

The output enable filter consists of a high (TOEH) and low duration (TOEL) of a pulse immediately after the AGC settling gap time. The selection of high and low times further implies a max period time. The output enable high and low times are determined by SPI interface programming. Figure 11-5 and Figure 11-6 show the output enable filter waveforms.

There should be no missing cycles during TOEH. Missing cycles may result in failing the output enable condition.




FIGURE 11-5: OUTPUT ENABLE FILTER TIMING




FIGURE 11-6: OUTPUT ENABLE FILTER TIMING EXAMPLE (DETAILED)

TABLE 11-1: TYPICAL OUTPUT ENABLE FILTER TIMING

OEL <1:0>	Тоен (ms)	TOEL (ms)	Тоет (ms)				
00	1	1	3				
01	1	1	3				
10	1	2	4				
11	1	4	6				
00	2	1	4				
01	2	1	4				
10	2	2	5				
11	2 4 8						
00	4	1	6				
01	4	1	6				
10	4	2	8				
11	4	4	10				
XX	F	ilter Disable	ed				
	<1:0> 00 01 10 11 00 01 10 11 00 01 10 11 00 01 11 00 01 11 00 01 10 11 00 00	<1:0> (ms) 00 1 01 1 10 1 11 1 00 2 01 2 10 2 11 2 00 4 01 4 10 4 11 4	<1:0> (ms) (ms) 00 1 1 01 1 1 10 1 2 11 1 4 00 2 1 01 2 1 00 2 1 10 2 2 11 2 4 00 4 1 01 4 1 10 4 2 11 4 4				

Note 1: Typical at room temperature and VDD = 3.0V, 32 kHz oscillator.

TOEH is measured from the rising edge of the demodulator output to the first falling edge. The pulse width must fall within TOEH $\leq t \leq$ TOET.

TOEL is measured from the falling edge of the demodulator output to the rising edge of the next pulse. The pulse width must fall within TOEL $\leq t \leq$ TOET.

TOET is measured from rising edge to the next rising edge (i.e., the sum of TOEH and TOEL). The pulse width must be $t \leq$ TOET. If the Configuration Register 0 (Register 11-1), OEL<8:7> is set to '00', then TOEH must not exceed TOET and TOEL must not exceed TINACT.

The filter will reset, requiring a complete new successive high and low period to enable LFDATA, under the following conditions.

- The received high is not greater than the configured minimum TOEH value.
- During TOEH, a loss of signal > 56 μs. A loss of signal < 56 μs may or may not cause a filter Reset.
- The received low is not greater than the configured minimum TOEL value.
- The received sequence exceeds the maximum TOET value:
 - TOEH + TOEL > TOET
 - or TOEH > TOET
 - or TOEL > TOET
- A Soft Reset SPI command is received.

If the filter resets due to a long high (TOEH > TOET), the high-pulse timer will not begin timing again until after a gap of TE and another low-to-high transition occurs on the demodulator output.

Disabling the output enable filter disables the TOEH and TOEL requirement and the AFE passes all received LF data. See Figure 11-10, Figure 11-11 and Figure 11-12 for examples.

When viewed from an application perspective, from the pin input, the actual output enable filter timing must factor in the analog delays in the input path (such as demodulator charge and discharge times).

- TOEH TDR + TDF
- TOEL + TDR TDF

The output enable filter starts immediately after TGAP, the gap after AGC stabilization period.

11.16 Input Sensitivity Control

The AFE is designed to have typical input sensitivity of 3 mVPP. This means any input signal with amplitude greater than 3 mVPP can be detected. The AFE's internal AGC loop regulates the detecting signal amplitude when the input level is greater than approximately 20 mVPP. This signal amplitude is called "AGC-active level". The AGC loop regulates the input voltage so that the input signal amplitude range will be kept within the linear range of the detection circuits without saturation. The AGC Active Status bit (AGCACT<5>) in the AFE Status Register 7 (Register 11-8) is set if the AGC loop regulates the input voltage.

Table 11-2 shows the input sensitivity comparison when the AGCSIG option is used. When AGCSIG option bit is set, the demodulated output is available only when the AGC loop is active (see Table 11-1). The AFE has also input sensitivity reduction options per each channel. The Configuration Register 3 (Register 11-4), Configuration Register 4 (Register 11-5) and Configuration Register 5 (Register 11-6) have the option to reduce the channel gains from 0 dB to approximately -30 dB.

AGCSIG<7> (Config. Register 5)	Description	Input Sensitivity (Typical)
0	Disabled – the AFE passes signal of any amplitude level it is capable of detecting (demodulated data and carrier clock).	3.0 mVpp
1	 Enabled – No output until AGC Status = 1 (i.e., VPEAK ≈ 20 mVPP) (demodulated data and carrier clock). Provides the best signal to noise ratio. 	20 mVpp

TABLE 11-2: INPUT SENSITIVITY VS. MODULATED SIGNAL STRENGTH SETTING (AGCSIG <7>)

11.17 Input Channels (Enable/Disable)

Each channel can be individually enabled or disabled by programming bits in Configuration Register 0<3:1> (Register 11-1).

The purpose of having an option to disable a particular channel is to minimize current draw by powering down as much circuitry as possible, if the channel is not needed for operation. The exact circuits disabled when an input is disabled are amplifiers, detector, full-wave rectifier, data slicer, and modulation FET. However, the RF input limiter remains active to protect the silicon from excessive antenna input voltages.

11.18 AGC Amplifier

The circuit automatically amplifies input signal voltage levels to an acceptable level for the data slicer. Fast attack and slow release by nature, the AGC tracks the carrier signal level and not the modulated data bits.

The AGC inherently tracks the strongest of the three antenna input signals. The AGC requires an AGC stabilization time (TAGC).

The AGC will attempt to regulate a channel's peak signal voltage into the data slicer to a desired regulated AGC voltage – reducing the input path's gain as the signal level attempts to increase above regulated AGC voltage, and allowing full amplification on signal levels below the regulated AGC voltage.

The AGC has two modes of operation:

- 1. During the AGC settling time (TAGC), the AGC time constant is fast, allowing a reasonably short acquisition time of the continuous input signal.
- 2. After TAGC, the AGC switches to a slower time constant for data slicing.

Also, the AGC is frozen when the input signal envelope is low. The AGC tracks only high envelope levels.

11.19 AGC Preserve

The AGC preserve feature allows the AFE to preserve the AGC value during the AGC settling time (TAGC) and apply the value to the data slicing circuit for the following data streams instead of using a new tracking value. This feature is useful to demodulate the input signal correctly when the input has random amplitude variations at a given time period. This feature is enabled when the AFE receives an AGC Preserve On command and disabled if it receives an AGC Preserve Off command. Once the AGC Preserve On command is received, the AFE acquires a new AGC value during each AGC settling time and preserves the value until a Soft Reset or an AGC Preserve Off command is issued. Therefore, it does not need to issue another AGC Preserve On command. An AGC Preserve Off command is needed to disable the AGC preserve feature (see Section 11.32.2.5 "AGC Preserve On Command" Section 11.32.2.6 "AGC Preserve Off and Command" for AGC Preserve commands).

11.20 Soft Reset

The AFE issues a Soft Reset in the following events:

- a) After Power-on Reset (POR),
- b) After Inactivity timer time-out,
- c) If an "Abort" occurs,
- d) After receiving SPI Soft Reset command.

The "Abort" occurs if there is no positive signal detected at the end of the AGC stabilization period (TAGC). The Soft Reset initializes internal circuits and brings the AFE into a low current Standby mode operation. The internal circuits that are initialized by the Soft Reset include:

- Output Enable Filter
- AGC circuits
- Demodulator
- 32 kHz Internal Oscillator

The Soft Reset has no effect on the Configuration register setup, except for some of the AFE Status Register 7 bits. (Register 11-8).

The circuit initialization takes one internal clock cycle (1/32 kHz = 31.25μ s). During the initialization, the modulation transistors between each input and LCCOM pins are turned-on to discharge any internal/ external parasitic charges. The modulation transistors are turned-off immediately after the initialization time.

The Soft Reset is executed in Active mode only. It is not valid in Standby mode.


11.21 Minimum Modulation Depth Requirement for Input Signal

The AFE demodulates the modulated input signal if the modulation depth of the input signal is greater than the minimum requirement that is programmed in the AFE Configuration Register 5 (Register 11-6). Figure 11-7 shows the definition of the modulation depth and examples. MODMIN<6:5> of the Configuration Register 5 offer four options. They are 75%, 50%, 25% and 12%, with a default setting of 50%.

The purpose of this feature is to enhance the demodulation integrity of the input signal. The 12% setting is the best choice for the input signal with weak modulation depth, which is typically observed near the high-voltage base station antenna and also at fardistance from the base station antenna. It gives the best demodulation sensitivity, but is very susceptible to noise spikes that can result in a bit detection error. The 75% setting can reduce the bit errors caused by noise, but gives the least demodulation sensitivity. See Table 11-3 for minimum modulation depth requirement settings.

TABLE 11-3: SETTING FOR MINIMUM MODULATION DEPTH REQUIREMENT

	/IN Bits Register 5)	Modulation Depth
Bit 6	Bit 5	
0	0	50% (default)
0	1	75%
1	0	25%
1	1	12%



11.22 Low Current Sleep Mode

The Sleep command from the microcontroller, via an SPI Interface command, places the AFE into an ultra Low-current mode. All circuits including the RF Limiter, except the minimum circuitry required to retain register memory and SPI capability, will be powered down to minimize the AFE current draw. Power-on Reset or any SPI command, other than Sleep command, is required to wake the AFE from Sleep.

11.23 Low Current Standby Mode

The AFE is in Standby mode when no LF signal is present on the antenna inputs but the AFE is powered and ready to receive any incoming signals.

11.24 Low Current Operating Mode

The AFE is in Low-current Operating mode when a LF signal is present on an LF antenna input and internal circuitry is switching with the received data.

11.25 Error Detection of AFE Configuration Register Data

The AFE's Configuration registers are volatile memory. Therefore, the contents of the registers can be corrupted or cleared by any electrical incidence such as battery disconnect. To ensure the data integrity, the AFE has an error detection mechanism using row and column parity bits of the Configuration register memory map. The bit 0 of each register is a row parity bit which is calculated over the eight configuration bits (from bit 1 to bit 8). The Column Parity Register (Configuration Register 6) holds column parity bits; each bit is calculated over the respective columns (Configuration registers 0 to 5) of the Configuration bits. The Status register is not included for the column parity bit calculation. Parity is to be odd. The parity bit set or cleared makes an odd number of set bits. The user needs to calculate the row and column parity bits using the contents of the registers and program them. During operation, the AFE continuously calculates the row and column parity bits of the configuration memory map. If a parity error occurs, the AFE lowers the SCLK/ALERT pin (interrupting the microcontroller section) indicating the configuration memory has been corrupted or unloaded and needs to be reprogrammed.

At an initial condition after a Power-On-Reset, the values of the registers are all clear (default condition). Therefore, the AFE will issue the parity bit error by lowering the SCLK/ALERT pin. If user reprograms the registers with correct parity bits, the SCLK/ALERT pin will be toggled to logic high level immediately.

The parity bit errors do not change or affect the AFE's functional operation.

Table 11-4 shows an example of the register values and corresponding parity bits.

Register Name	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (Row Parity)
Configuration Register 0	1	0	1	0	1	0	0	0	0
Configuration Register 1	0	0	0	0	0	0	0	0	1
Configuration Register 2	0	0	0	0	0	0	0	0	1
Configuration Register 3	0	0	0	0	0	0	0	0	1
Configuration Register 4	0	0	0	0	0	0	0	0	1
Configuration Register 5	1	0	0	0	0	0	0	0	0
Configuration Register 6 (Column Parity Register)	1	1	0	1	0	1	1	1	1

TABLE 11-4: AFE CONFIGURATION REGISTER PARITY BIT EXAMPLE

11.26 Factory Calibration

Microchip calibrates the AFE to reduce the device-todevice variation in standby current, internal timing and sensitivity, as well as channel-to-channel sensitivity variation.

11.27 De-Q'ing of Antenna Circuit

When the transponder is close to the base station, the transponder coil may develop coil voltage higher than VDE_Q. This condition is called "near field". The AFE detects the strong near field signal through the AGC control, and de-Q'ing the antenna circuit to reduce the input signal amplitude.

11.28 Battery Back-up and Batteryless Operation

The device supports both battery back-up and batteryless operation by the addition of external components, allowing the device to be partially or completely powered from the field.

Figure 11-8 shows an example of the external circuit for the battery back-up.

Note: Voltage on LCCOM combined with coil input voltage must not exceed the maximum LC input voltage.





FIGURE 11-8: LF FIELD POWERING AND BATTERY BACK-UP EXAMPLE

11.29 Demodulator

The demodulator recovers the modulation data from the received signal, containing carrier plus data, by appropriate envelope detection. The demodulator has a fast rise (charge) time (TDR) and a fall time (TDF) appropriate to an envelope of input signal (see **Section 15.0 "Electrical Specifications"** for TDR and TDF specifications). The demodulator contains the full-wave rectifier, low-pass filter, peak detector and data slicer.

FIGURE 11-9: DEMODULATOR CHARGE AND DISCHARGE



11.30 Power-On Reset

This circuit remains in a Reset state until a sufficient supply voltage is applied to the AFE. The Reset releases when the supply is sufficient for correct AFE operation, nominally VPOR of AFE.

The Configuration registers are all cleared on a Poweron Reset. As the Configuration registers are protected by odd row and column parity, the ALERT pin will be pulled down – indicating to the microcontroller section that the AFE configuration memory is cleared and requires loading.

11.31 LFDATA Output Selection

The LFDATA output can be configured to pass the Demodulator output, Received Signal Strength Indicator (RSSI) output, or Carrier Clock. See Configuration Register 1 (Register 11-2) for more details.

11.31.1 DEMODULATOR OUTPUT


The demodulator output is the default configuration of the output selection. This is the output of an envelope detection circuit. See Figure 11-9 for the demodulator output. For a clean data output or to save operating power, the input channels can be individually enabled or disabled. If more than one channel is enabled, the output is the sum of each output of all enabled channels. There will be no valid output if all three channels are disabled. When the demodulated output is selected, the output is available in two different conditions depending on how the options of Configuration Register 0 (Register 11-1) are set: Output Enable Filter is disabled or enabled.

Related Configuration register bits:

- Configuration Register 1 (Register 11-2), DATOUT <8:7>:
 - <u>bit 8</u> <u>bit 7</u>
 - 0 0: Demodulator Output
 - 0 1: Carrier Clock Output
 - 1 0: RSSI Output
 - 0 1: RSSI Output
- Configuration Register 0 (Register 11-1): all bits


Case I. When Output Enable Filter is disabled: Demodulated output is available immediately after the AGC stabilization time (TAGC). Figure 11-10 shows an example of demodulated output when the Output Enable Filter is disabled.







Case II. When Output Enable Filter is enabled: Demodulated output is available only if the incoming signal meets the enable filter timing criteria that is defined in the Configuration Register 0 (Register 11-1). If the criteria is met, the output is available after the low timing (TOEL) of the Enable Filter. Figure 11-11 and Figure 11-12 shows examples of demodulated output when the Output Enable Filter is enabled.









11.31.2 CARRIER CLOCK OUTPUT

When the Carrier Clock output is selected, the LFDATA output is a square pulse of the input carrier clock and available as soon as the AGC stabilization time (TAGC) is completed. There are two Configuration register options for the carrier clock output: (a) clock divide-by one or (b) clock divide-by four, depending on bit DATOUT<7> of Configuration Register 2 (Register 11-3). The carrier clock output is available immediately after the AGC settling time. The Output Enable Filter, AGCSIG, and MODMIN options are applicable for the carrier clock output in the same way as the demodulated output. The input channel can be individually enabled or disabled for the output. If more than one channel is enabled, the output is the sum of each output of all enabled channels. Therefore, the carrier clock output waveform is not as precise as when only one channel is enabled. It is recommended to enable one channel only if a precise output waveform is desired.


There will be no valid output if all three channels are disabled. See Figure 11-13 for carrier clock output examples.

Related Configuration register bits:

• Configuration Register 1 (Register 11-2), DATOUT <8:7>:

bit 8 bit 7

- 0 0: Demodulator Output
- 0 1: Carrier Clock Output
- 1 0: RSSI Output
- 1 1: RSSI Output
- Configuration Register 2 (Register 11-3), CLKDIV<7>:
 - 0: Carrier Clock/1
 - 1: Carrier Clock/4
- Configuration Register 0 (Register 11-1): all bits are affected
- Configuration Register 5 (Register 11-6)



11.31.3 RECEIVED SIGNAL STRENGTH INDICATOR (RSSI) OUTPUT

An analog current is available at the LFDATA pin when the Received Signal Strength Indicator (RSSI) output is selected for the AFE's Configuration register. The analog current is linearly proportional to the input signal strength (see Figure 11-15).

All timers in the circuit, such as inactivity timer, alarm timer, and AGC settling time, are disabled during the RSSI mode. Therefore, the RSSI output is not affected by the AGC settling time, and available immediately when the RSSI option is selected. The AFE enters Active mode immediately when the RSSI output is selected. The MCU I/O pin (RC3) connected to the LFDATA pin, must be set to high-impedance state during the RSSI Output mode.

When the AFE receives an SPI command during the RSSI output, the RSSI mode is temporary disabled until the SPI interface communication is completed. It returns to the RSSI mode again after the SPI interface communication is completed. The AFE holds the RSSI mode until another output type is selected (\overline{CS} low turns off the RSSI signal). To obtain the RSSI output for a particular input channel, or to save operating power, the input channel can be individually enabled or disabled. If more than one channel is enabled, the RSSI output is from the strongest signal channel. There will be no valid output if all three channels are disabled.


Related AFE Configuration register bits:


- Configuration Register 1 (Register 11-2), DATOUT<8:7>:
 - bit 8 bit 7
 - 0 0: Demodulated Output
 - 0 1: Carrier Clock Output
 - 1 0: RSSI Output
 - 1 1: RSSI Output
- Configuration Register 2 (Register 11-3), RSSIFET<8>:
 - 0: Pull-Down MOSFET off
 - 1: Pull-Down MOSFET on.

Note:	The pull-down MOSFET option is valid
	only when the RSSI output is selected.
	The MOSFET is not controllable by users
	when Demodulated or Carrier Clock
	output option is selected.

• Configuration Register 0 (Register 11-1): all bits are affected.

FIGURE 11-14: RSSI OUTPUT PATH





11.31.3.1 ANALOG-TO-DIGITAL DATA CONVERSION OF RSSI SIGNAL

The AFE's RSSI output is an analog current. It needs an external analog-to-digital (ADC) data conversion device for digitized output. The ADC data conversion can be accomplished by using a stand-alone external ADC device or by firmware utilizing MCU's internal comparator along with a few external resistors and a capacitor. For slope ADC implementations, the external capacitor at the LFDATA pad needs to be discharged before data sampling. For this purpose, the internal pulldown MOSFET on the LFDATA pad can be utilized. The MOSFET can be turned on or off with bit RSSIFET<8> of the Configuration Register 2 (Register 11-3). When it is turned on, the internal MOSFET provides a discharge path for the external capacitor. This MOSFET option is valid only if RSSI output is selected and not controllable by users for demodulated or carrier clock output options.

See separate application notes for various external ADC implementation methods for this device.

11.32 AFE Configuration

11.32.1 SPI COMMUNICATION

The AFE SPI interface communication is used to read or write the AFE's Configuration registers and to send command only messages. For the SPI interface, the device has three pads; CS, SCLK/ALERT, and LFDATA/RSSI/CCLK/SDIO. Figure 11-15, Figure 11-14, Figure 11-16 and Figure 11-17 shows examples of the SPI communication sequences.

When the device powers up, these pins will be highimpedance inputs until firmware modifies them appropriately. The AFE pins connected to the MCU pins will be as follows.

CS

• Pin is permanently an input with an internal pull-up.


SCLK/ALERT


 Pin is an open collector output when CS is high. An internal pull-up resistor exists internal to the AFE to ensure no spurious SPI communication between powering and the MCU configuring its pins. This pin becomes the SPI clock input when CS is low.

LFDATA/RSSI/CCLK/SDIO

 Pin is a digital output (LFDATA) so long as CS is high. During SPI communication, the pin is the SPI data input (SDI) unless performing a register Read, where it will be the SPI data output (SDO).


FIGURE 11-16: POWER-UP SEQUENCE





© 2005 Microchip Technology Inc.





11.32.2 COMMAND DECODER/ CONTROLLER

The circuit executes 8 SPI commands from the MCU. The command structure is:

Command (3 bits) + Configuration Address (4 bits) + Data Byte and Row Parity Bit received by the AFE Most Significant bit first. Table 11-5 shows the available SPI commands. The AFE operates in SPI mode 0,0. In mode 0,0 the clock idles in the low state (Figure 11-19). SDI data is loaded into the AFE on the rising edge of SCLK and SDO data is clocked out on the falling edge of SCLK. There must be multiples of 16 clocks (SCLK) while CS is low or commands will abort.

Command	Address	Data	Row Parity	Description
Command o	only – Addr	ess and Data ar	e "Don't (Care", but need to be clocked in regardless.
000	XXXX	XXXX XXXX	Х	Clamp on – enable modulation circuit
001	XXXX	XXXX XXXX	Х	Clamp off – disable modulation circuit
010	XXXX	XXXX XXXX	Х	Enter Sleep mode (any other command wakes the AFE)
011	XXXX	XXXX XXXX	Х	AGC Preserve On - to temporarily preserve the current AGC level
100	XXXX	XXXX XXXX	Х	AGC Preserve Off – AGC again tracks strongest input signal
101	XXXX	XXXX XXXX	Х	Soft Reset – resets various circuit blocks
Read Comm	and – Data	a will be read fro	m the sp	ecified register address.
110	0000	Config Byte 0	Р	General – options that may change during normal operation
	0001	Config Byte 1	Р	LCX antenna tuning and LFDATA output format
	0010	Config Byte 2	Р	LCY antenna tuning
	0011	Config Byte 3	Р	LCZ antenna tuning
	0100	Config Byte 4	Р	LCX and LCY sensitivity reduction
	0101	Config Byte 5	Р	LCZ sensitivity reduction and modulation depth
	0110	Column Parity	Р	Column parity byte for Config Byte 0 -> Config Byte 5
	0111	AFE Status	Х	AFE status – parity error, which input is active, etc.
Write Comm	nand – Data	a will be written	to the sp	ecified register address.
111	0000	Config Byte 0	Р	General – options that may change during normal operation
	0001	Config Byte 1	Р	LCX antenna tuning and LFDATA output format
	0010	Config Byte 2	Р	LCY antenna tuning
	0011	Config Byte 3	Р	LCZ antenna tuning
	0100	Config Byte 4	Р	LCX and LCY sensitivity reduction
	0101	Config Byte 5	Р	LCZ sensitivity reduction and modulation depth
	0110	Column Parity	Р	Column parity byte for Config Byte 0 -> Config Byte 5
	0111	Not Used	Х	Register is readable, but not writable
Note: 'F	' denotes t	he row parity bit (odd parity	<i>i</i>) for the respective data byte.

TABLE 11-5: SPI COMMANDS (AFE)

FIGURE 11-19: DETAILED SPI INTERFACE TIMING (AFE) CS 9 10 11 12 13 14 15 16 SCLK MSb LSb SDIO 0 0 N 0 c bit b<u>i</u>t bit bit bit bịt Data Byte Command Address Row Parity Bit

11.32.2.1 Clamp On Command

This command results in activating (turning on) the modulation transistors of all enabled channels; channels enabled in Configuration Register 0 (Register 11-1).

11.32.2.2 Clamp Off Command

This command results in de-activating (turning off) the modulation transistors of all channels.

11.32.2.3 Sleep Command

This command places the AFE in Sleep mode – minimizing current draw by disabling all but the essential circuitry. Any other command wakes the AFE (example: Clamp Off command).

11.32.2.4 Soft Reset Command

The AFE issues a Soft Reset when it receives an external Soft Reset command. The external Soft Reset command is typically used to end a SPI communication sequence or to initialize the AFE for the next signal detection sequence, etc. See **Section 11.20** "**Soft Reset**" for more details on Soft Reset.

If a Soft Reset command is sent during a "Clamp-on" condition, the AFE still keeps the "Clamp-on" condition after the Soft Reset execution. The Soft Reset is executed in Active mode only, not in Standby mode. The SPI Soft Reset command is ignored if the AFE is not in Active mode.

11.32.2.5 AGC Preserve On Command

This command results in preserving the AGC level during each AGC settling time and apply the value to the data slicing circuit for the following data stream. The preserved AGC value is reset by a Soft Reset, and a new AGC value is acquired and preserved when it starts a new AGC settling time. This feature is disabled by an AGC Preserve Off command (see **Section 11.19 "AGC Preserve"**).

11.32.2.6 AGC Preserve Off Command

This command disables the AGC preserve feature and returns the AFE to the normal AGC tracking mode, fast tracking during AGC settling time and slow tracking after that (see **Section 11.19 "AGC Preserve"**).

11.32.3 CONFIGURATION REGISTERS

The AFE includes 8 Configuration registers, including a column parity register and AFE Status register. All registers are readable and writable via SPI, except Status register, which is readable only. Bit 0 of each register is a row parity bit (except for the AFE Status Register 7) that makes the register contents an odd number.

		-		-					
Register Name	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Configuration Register 0	OEH		OEL		ALRTIND	LCZEN	LCYEN	LCXEN	R0PAR
Configuration Register 1	DATO	UT		Channel X Tuning Capacitor					
Configuration Register 2	RSSIFET	CLKDIV		Ch	annel Y Tu	ning Capac	itor		R2PAR
Configuration Register 3	Unimplen	nented		Channel Z Tuning Capacitor					
Configuration Register 4	Char	nnel X Sens	tivity Control		Channel Y Sensitivity Control			R4PAR	
Configuration Register 5	AUTOCHSEL	AGCSIG	MODMIN	MODMIN	Cha	annel Z Ser	nsitivity Cor	ntrol	R5PAR
Column Parity Register 6			Column Parity Bits				R6PAR		
AFE Status Register 7	Active C	hannel Indic	ators	AGCACT	Wake-up	Channel li	ndicators	ALARM	PEI

TABLE 11-6: ANALOG FRONT-END CONFIGURATION REGISTERS SUMMARY

REGISTER 11-1: CONFIGURATION REGISTER 0 (ADDRESS: 0000)

REGISTE	:R 11-1:	CONFIGU	KATION RE	GISTER	U (ADDRES	55:0000)					
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	OEH1	OEH0	OEL1	OEL0	ALRTIND	LCZEN	LCYEN	LCXEN	R0PAR		
	bit 8								bit 0		
bit 8-7		: Output Enabl	0	· · ·							
	•	out Enable Filte	er disabled (no	o wake-up se	equence requir	ed, passes a	Il signal to LF	DATA)			
	01 = 1 ms 10 = 2 ms										
	11 = 4 ms										
bit 6-5	OEL<1:0>	: Output Enable	e Filter Low Ti	ime (TOEL) bi	it						
	00 = 1 ms	6									
	01 = 1 ms										
	10 = 2 ms 11 = 4 ms										
h:+ 1			tout triagonad	b. //							
bit 4		ALERT bit, ou error and/or e			na noise see	Section 11 1	4 3 "Alarm 1	Timer")			
	0 = Parity				ing noise, see		4.5 Alarini	inner)			
bit 3		CZ Enable bit									
	1 = Disab	led									
	0 = Enabl	ed									
bit 2	LCYEN: LO	CY Enable bit									
	1 = Disab										
	0 = Enabl										
bit 1	LCXEN: LCX Enable bit										
	1 = Disab										
	0 = Enabl										
bit 0	R0PAR : Re	egister Parity b	it – set/cleare	d so the 9-bi	t register cont	ains odd parit	ty – an odd n	umber of set b	its		
	Legend:										
	R = Reada	ble bit	W = Writab	le bit	U = Unim	plemented bi	t, read as '0'				
	- n = Value	at POR	'1' = Bit is s	set	'0' = Bit is	s cleared		x = Bit is unkn	own		

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	DATOUT1	DATOUT0	LCXTUN5	LCXTUN4	LCXTUN3	LCXTUN2	LCXTUN1	LCXTUN0	R1PAR		
	bit 8								bit		
t 8-7	DATOUT<1:	: 0>: LFDATA	Output type b	oit							
	00 = Demodulated output 01 = Carrier Clock output										
	10 = RSSI o 11 = RSSI o	•									
t 6-1	LCXTUN<5	:0>: LCX Tun	ing Capacitan	ice bit							
	000000 =+0)pF (Default) :									
	111111 =+6	63 pF									
t 0	R1PAR: Reg	gister Parity B	it – set/cleare	ed so the 9-bit	register cont	ains odd pari	ty – an odd n	umber of set b	oits		
	Legend:										
	R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'			3			
	- n = Value at POR		'1' = Bit is set		'0' = Bit is cleared			x = Bit is unknown			
EGISTI	ER 11-3: (CONFIGUE	RATION RI	EGISTER 2	2 (ADDRE	SS: 0010)					
EGISTI	ER 11-3: (R/W-0	CONFIGUE R/W-0	RATION RI R/W-0	EGISTER 2 R/W-0	2 (ADDRE: R/W-0	SS: 0010) R/W-0	R/W-0	R/W-0	R/W-0		
EGISTI	ER 11-3: (CONFIGUE	RATION RI	EGISTER 2	2 (ADDRE	SS: 0010)			R/W-0 R2PAR		
EGISTI	ER 11-3: (R/W-0 RSSIFET	CONFIGUE R/W-0	RATION RI R/W-0	EGISTER 2 R/W-0	2 (ADDRE: R/W-0	SS: 0010) R/W-0	R/W-0	R/W-0	R/W-0 R2PAR		
	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P	CONFIGUR R/W-0 CLKDIV ull-down MOS	RATION RE R/W-0 LCYTUN5	EGISTER 2 R/W-0 LCYTUN4	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR		
	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do	CONFIGUE R/W-0 CLKDIV ull-down MOS wn RSSI MOS	RATION RE R/W-0 LCYTUN5 SFET on LFD SFET on	EGISTER 2 R/W-0 LCYTUN4	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR		
t 8	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do 0 = Pull-do	CONFIGUE R/W-0 CLKDIV ull-down MOS wn RSSI MOS wn RSSI MOS	RATION RI R/W-0 LCYTUN5 SFET on LFD SFET on SFET off	EGISTER 2 R/W-0 LCYTUN4	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR		
: 8	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do 0 = Pull-do	CONFIGUE R/W-0 CLKDIV ull-down MOS wn RSSI MOS wn RSSI MOS	RATION RI R/W-0 LCYTUN5 SFET on LFD SFET on SFET off	EGISTER 2 R/W-0 LCYTUN4	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR		
t 8	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do 0 = Pull-do CLKDIV: Ca	CONFIGUE R/W-0 CLKDIV ull-down MOS wn RSSI MOS wn RSSI MOS arrier Clock Di Clock/4	RATION RI R/W-0 LCYTUN5 SFET on LFD SFET on SFET off	EGISTER 2 R/W-0 LCYTUN4	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR		
: 8 : 7	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do 0 = Pull-do CLKDIV: Ca 1 = Carrier 0 = Carrier LCYTUN<5:	CONFIGUE R/W-0 CLKDIV ull-down MOS wn RSSI MOS wn RSSI MOS arrier Clock Di Clock/4 Clock/1 :0>: LCY Tun	RATION RI R/W-0 LCYTUN5 SFET on LFD. SFET on SFET off ivide-by bit	EGISTER 2 R/W-0 LCYTUN4	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR		
t 8 t 7	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do 0 = Pull-do CLKDIV: Ca 1 = Carrier 0 = Carrier LCYTUN<5: 000000 =+0	CONFIGUE R/W-0 CLKDIV ull-down MOS wn RSSI MOS wn RSSI MOS arrier Clock Di Clock/4 Clock/1 clo	RATION RI R/W-0 LCYTUN5 SFET on LFD. SFET on SFET off ivide-by bit	EGISTER 2 R/W-0 LCYTUN4	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR		
: 8 : 7 : 6-1	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do 0 = Pull-do CLKDIV: Ca 1 = Carrier 0 = Carrier LCYTUN<5: 000000 =+0 111111 =+0	CONFIGUE R/W-0 CLKDIV ull-down MOS wn RSSI MOS wn RSSI MOS wn RSSI MOS arrier Clock Di Clock/4 Clock/1 clock/1	RATION RI R/W-0 LCYTUN5 SFET on LFD. SFET on SFET off ivide-by bit	EGISTER 2 R/W-0 LCYTUN4 ATA pad bit (o	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2 y user in the F	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR bit		
t 8 t 7 t 6-1	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do 0 = Pull-do CLKDIV: Ca 1 = Carrier 0 = Carrier LCYTUN<5: 000000 =+0 111111 =+6 R2PAR: Reg	CONFIGUE R/W-0 CLKDIV ull-down MOS wn RSSI MOS wn RSSI MOS wn RSSI MOS arrier Clock Di Clock/4 Clock/1 clock/1	RATION RI R/W-0 LCYTUN5 SFET on LFD. SFET on SFET off ivide-by bit	EGISTER 2 R/W-0 LCYTUN4 ATA pad bit (o	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2 y user in the F	R/W-0 LCYTUN1	R/W-0	R/W-0 R2PAR bit		
EGISTI t 8 t 7 t 6-1 t 0	ER 11-3: (R/W-0 RSSIFET bit 8 RSSIFET: P 1 = Pull-do 0 = Pull-do CLKDIV: Ca 1 = Carrier 0 = Carrier LCYTUN<5: 000000 =+0 111111 =+0	CONFIGUE R/W-0 CLKDIV UII-down MOS wn RSSI WOS wn RSSI MOS wn RSSI MOS wn RSSI WOS wn RSSI	RATION RI R/W-0 LCYTUN5 SFET on LFD. SFET on SFET off ivide-by bit	EGISTER 2 R/W-0 LCYTUN4 ATA pad bit (o	2 (ADDRES R/W-0 LCYTUN3	SS: 0010) R/W-0 LCYTUN2 y user in the F	R/W-0 LCYTUN1 RSSI mode of	R/W-0	R/W-0 R2PAR bit		

REGISTER 11-2: CONFIGURATION REGISTER 1 (ADDRESS: 0001)

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		—	LCZTUN5	LCZTUN4	LCZTUN3	LCZTUN2	LCZTUN1	LCZTUN0	R3PAR				
	bit 8								bit (
3-7	Unimplemer	nted: Read as	s'0'										
6-1		0>: LCZ Tuni pF (Default)	ng Capacitan	ce bit									
	1111111 =+6	: ; ,											
)		•	it – set/cleare	ed so the 9-bit	register cont	ains odd pari	ty – an odd n	umber of set b	its				
	Legend:												
	R = Readabl	le bit	W = Writab	le bit	U = Unim	plemented bi	it. read as '0'						
	- n = Value a		'1' = Bit is s		'0' = Bit is			x = Bit is unkn	own				
JIST	ER 11-5: C	CONFIGUR	ATION R	EGISTER 4	(ADDRE	SS: 0100)							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	LCXSEN3	LCXSEN2	LCXSEN1	LCXSEN0	LCYSEN3	LCYSEN2	LCYSEN1	LCYSEN0	R4PAR				
	bit 8								bit				
	0100 = -8 d $0101 = -10$ $0110 = -12$ $0111 = -14$ $1000 = -16$ $1001 = -18$ $1010 = -20$ $1011 = -22$ $1100 = -24$ $1101 = -26$ $1110 = -28$	dB dB dB dB dB dB dB dB dB dB											
	1111 = -30												
1-1	LCYSEN<3: 0000 = -0 d	0>⁽¹⁾: Typica B (Default)	LCY Sensiti	vity Reduction	n bit								
		2 (201001)											
	:			1111 = -30 dB									
								and an effect to					
0	R4PAR: Reg				-		ty – an odd ni	umber of set b	its				
)	R4PAR: Reg Note 1:	jister Parity bi			-		ty – an odd ni	umber of set b	its				
)	R4PAR: Reg Note 1: Legend:	jister Parity bi Assured mor			ement) by des	sign.	-	umber of set b	its				
0	R4PAR: Reg Note 1:	yister Parity bi Assured mor		nent (or decre	ement) by des	sign.	it, read as '0'	umber of set b					

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	AUTOCHSE	L AGCSIC	G MODMIN	1 MODMIN	0 LCZSEN	B LCZSEN2	LCZSEN1	LCZSEN0	R5PAR			
	bit 8								bit 0			
it 8		I – AFE selec	nel Select bit ts channel(s)		odulator outpu	it "high" at the	end of TSTAB;	or otherwise,	blocks the			
		()	ws channel e	enable/disable	bits defined in	n Register 0						
t 7	1 = Enableo when th	l – No output e AGC begin	t until AGC is regulating.	regulating a		VPP at input p	ins. The AGC	C Active Status	s bit is set			
it 6-5	MODMIN<1: 00 = 50% 01 = 75% 10 = 25% 11 = 12%	01 = 75% 10 = 25%										
t 4-1	LCZSEN<3:0 0000 = -0dE		ensitivity Redu	uction bit								
	: 1111 = -30c	В										
t 0			it – set/cleare	d so the 9-hit	register conta	ins odd parity	– an odd nun	nber of set bits				
	-	-			ment) by desi							
						5						
	Legend:											
			W = Writab	,	, ,	blemented bit,	read as '0'					
	Legend:	e bit		le bit	, ,	blemented bit,		= Bit is unkno	wn			
	Legend: R = Readabl - n = Value a	e bit t POR	W = Writab '1' = Bit is s	ole bit set	U = Unimp '0' = Bit is	blemented bit, cleared		= Bit is unkno	wn			
EGIST	Legend: R = Readabl - n = Value a	e bit t POR	W = Writab '1' = Bit is s	ole bit set	U = Unimp	blemented bit, cleared		= Bit is unkno	wn			
GIST	Legend: R = Readabl - n = Value a	e bit t POR	W = Writab '1' = Bit is s	ole bit set	U = Unimp '0' = Bit is	blemented bit, cleared		= Bit is unknor	wn R/W-0			
GIST	Legend: R = Readabl - n = Value a ER 11-7: C	e bit t POR :OLUMN F	W = Writab '1' = Bit is s PARITY RE	ele bit set EGISTER 6	U = Unimp '0' = Bit is (ADDRES	olemented bit, cleared S: 0110) R/W-0	x R/W-0					
GIST	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0	e bit t POR :OLUMN F R/W-0	W = Writab '1' = Bit is PARITY RE R/W-0	ele bit Set EGISTER 6 R/W-0	U = Unimp '0' = Bit is (ADDRES R/W-0	olemented bit, cleared S: 0110) R/W-0	x R/W-0	R/W-0	R/W-0			
	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0 COLPAR7 bit 8	e bit t POR OLUMN F R/W-0 COLPAR6 et/Cleared so	W = Writab '1' = Bit is s PARITY RE R/W-0 COLPAR5	ele bit Set EGISTER 6 R/W-0 COLPAR4	U = Unimp '0' = Bit is (ADDRES R/W-0 COLPAR3	olemented bit, cleared S: 0110) R/W-0 COLPAR2	R/W-0 COLPAR1	R/W-0	R/W-0 R6PAR bit 0			
t 8	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0 COLPAR7 bit 8 COLPAR7: S set bits COLPAR6: S	e bit t POR OLUMN F R/W-0 COLPAR6 et/Cleared so	W = Writab '1' = Bit is s PARITY RE R/W-0 COLPAR5	ele bit Set EGISTER 6 R/W-0 COLPAR4 parity bit + the	U = Unimp '0' = Bit is (ADDRES R/W-0 COLPAR3 sum of the co	olemented bit, cleared S: 0110) R/W-0 COLPAR2	R/W-0 COLPAR1	R/W-0 COLPAR0	R/W-0 R6PAR bit 0			
t 8 t 7	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0 COLPAR7 bit 8 COLPAR7: S set bits COLPAR6: S numbe COLPAR5: S	e bit t POR COLUMN F R/W-0 COLPAR6 et/Cleared so t. et/Cleared so r of set bits.	W = Writab '1' = Bit is s PARITY RE R/W-0 COLPAR5	ele bit EGISTER 6 R/W-0 COLPAR4 parity bit + the	U = Unimp '0' = Bit is (ADDRES R/W-0 COLPAR3 sum of the come sum of the come	olemented bit, cleared S: 0110) R/W-0 COLPAR2 nfig register ro 7th bits in confi	R/W-0 COLPAR1	R/W-0 COLPAR0 ontain an odd i	R/W-0 R6PAR bit 0 number of ain an odd			
t 8 t 7 t 6	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0 COLPAR7 bit 8 COLPAR7: S set bits COLPAR6: S number COLPAR5: S number COLPAR4: S	e bit t POR column F R/W-0 colPAR6 et/Cleared so r of set bits. et/Cleared su r of set bits.	W = Writab '1' = Bit is s PARITY RE R/W-0 COLPAR5 that this 8th that this 8th that this 7th that this 6th	ele bit EGISTER 6 R/W-0 COLPAR4 parity bit + the h parity bit + t	U = Unimp '0' = Bit is (ADDRES R/W-0 COLPAR3 sum of the com ne sum of the com ne sum of the com	olemented bit, cleared S: 0110) R/W-0 COLPAR2 nfig register ro 7th bits in confi	R/W-0 COLPAR1 w parity bits c g registers 0 t g registers 0 t	R/W-0 COLPAR0 ontain an odd i	R/W-0 R6PAR bit 0 humber of ain an odd			
t 8 t 7 t 6 t 5	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0 COLPAR7 bit 8 COLPAR7: S set bits COLPAR6: S number COLPAR4: S number COLPAR3: S	e bit t POR column F R/W-0 colPAR6 et/Cleared so to tof set bits. et/Cleared su r of set bits. et/Cleared su r of set bits.	W = Writab '1' = Bit is s PARITY RE R/W-0 COLPAR5 that this 8th that this 8th that this 7th that that this 6th that that this 5th	ele bit EGISTER 6 R/W-0 COLPAR4 parity bit + the h parity bit + t h parity bit + t h parity bit + t	U = Unimp '0' = Bit is (ADDRES R/W-0 COLPAR3 sum of the com ne sum of the com ne sum of the com ne sum of the com	olemented bit, cleared S: 0110) R/W-0 COLPAR2 nfig register ro 7th bits in confi 6th bits in confi	R/W-0 COLPAR1 w parity bits c g registers 0 t g registers 0 t g registers 0 t	R/W-0 COLPAR0 ontain an odd i through 5 conta	R/W-0 R6PAR bit 0 humber of ain an odd ain an odd			
t 8 t 7 t 6 t 5 t 4	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0 COLPAR7 bit 8 COLPAR7: S set bits COLPAR6: S number COLPAR4: S number COLPAR3: S number COLPAR2: S	e bit t POR column F R/W-0 COLPAR6 et/Cleared so r of set bits. et/Cleared su r of set bits. et/Cleared su r of set bits. et/Cleared su r of set bits.	W = Writab '1' = Bit is s PARITY RE R/W-0 COLPAR5 that this 8th inch that this 8th inch that this 6th inch that this 5th inch that this 5th inch that this 5th inch that this 5th	ele bit EGISTER 6 R/W-0 COLPAR4 parity bit + the h parity bit + t h parity bit + t h parity bit + t h parity bit + t	U = Unimp '0' = Bit is (ADDRES R/W-0 COLPAR3 sum of the col ne sum of the col	olemented bit, cleared S: 0110) R/W-0 COLPAR2 nfig register ro 7th bits in confi 5th bits in confi 5th bits in confi	R/W-0 COLPAR1 w parity bits c g registers 0 t g registers 0 t g registers 0 t g registers 0 t	R/W-0 COLPAR0 ontain an odd r through 5 conta through 5 conta	R/W-0 R6PAR bit 0 number of ain an odd ain an odd ain an odd			
EGIST t 8 t 7 t 6 t 5 t 4 t 3 t 2	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0 COLPAR7 bit 8 COLPAR7: S set bits COLPAR6: S number COLPAR4: S number COLPAR3: S number COLPAR3: S number COLPAR3: S	e bit t POR COLPAR6 et/Cleared so et/Cleared so r of set bits. et/Cleared su r of set bits. et/Cleared su r of set bits. et/Cleared su r of set bits. et/Cleared su r of set bits.	W = Writab '1' = Bit is s PARITY RE R/W-0 COLPAR5 that this 8th ach that this 8th ach that this 6th ach that this 5th ach that this 5th ach that this 5th ach that this 3th ach that this 3th	ele bit EGISTER 6 R/W-0 COLPAR4 parity bit + the h parity bit + t h parity bit + t h parity bit + t h parity bit + t h parity bit + t	U = Unimp '0' = Bit is (ADDRES R/W-0 COLPAR3 sum of the council ne sum of the council ne	olemented bit, cleared S: 0110) R/W-0 COLPAR2 nfig register ro 7th bits in confi 5th bits in confi 5th bits in confi 4th bits in confi	R/W-0 COLPAR1 w parity bits c g registers 0 t g registers 0 t g registers 0 t g registers 0 t g registers 0 t	R/W-0 COLPAR0 ontain an odd i through 5 conta through 5 conta through 5 conta	R/W-0 R6PAR bit 0 number of ain an odd ain an odd ain an odd ain an odd			
t 8 t 7 t 6 t 5 t 4 t 3	Legend: R = Readabl - n = Value a ER 11-7: C R/W-0 COLPAR7 bit 8 COLPAR7: S set bits COLPAR6: S number COLPAR4: S number COLPAR2: S number COLPAR2: S number COLPAR1: S number COLPAR1: S number COLPAR1: S	e bit t POR COLPAR6 COLPAR6 et/Cleared so r of set bits. et/Cleared so r of set bits.	W = Writab '1' = Bit is s PARITY RE R/W-0 COLPAR5 that this 8th ach that this 8th ach that this 5th ach that this 5th ach that this 5th ach that this 3th ach that this 3th	ele bit EGISTER 6 R/W-0 COLPAR4 parity bit + the h parity bit + t h parity bit + t	U = Unimp '0' = Bit is (ADDRES R/W-0 COLPAR3 sum of the content the sum of the content the	olemented bit, cleared S: 0110) R/W-0 COLPAR2 nfig register ro 7th bits in confi 5th bits in confi 5th bits in confi 5th bits in confi 3rd bits in confi 2nd bits in confi	R/W-0 COLPAR1 w parity bits c g registers 0 t g registers 0 t	R/W-0 COLPAR0 ontain an odd i through 5 conta through 5 conta through 5 conta through 5 conta	R/W-0 R6PAR bit 0 humber of ain an odd ain an odd ain an odd ain an odd ain an odd			

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTE	R 11-8: AF	E STATUS	S REGISTE	R 7 (ADDI	RESS: 011	1)			
	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	CHZACT	CHYACT	CHXACT	AGCACT	WAKEZ	WAKEY	WAKEX	ALARM	PEI
	bit 8								bit 0
bit 8	CHZACT: Cha	annel Z Acti	ve ⁽¹⁾ bit (cle	ared via Sof	t Reset)				
	1 = Channel								
	0 = Channel	-	-						
bit 7	CHYACT: Cha		,		t Reset)				
	1 = Channel 0 = Channel								
bit 6	CHXACT: Ch		•		t Reset)				
DIT U	1 = Channel				i Neseij				
	0 = Channel								
bit 5	AGCACT: AG	GC Active Sta	atus bit (rea	l time, cleare	ed via Soft F	Reset)			
	1 = AGC is a		t signal is s	strong). AG	C is active	when input	signal level	is approxir	nately >
	20 mVPP								
6.14 A	0 = AGC is in		•	•	(-	0-40			
bit 4	WAKEZ : Wak 1 = Channel)		
	1 = Channel 0 = Channel					unter)			
bit 3	WAKEY: Wak			•	(cleared via	a Soft Reset)		
	1 = Channel	•			•		, ,		
	0 = Channel	Y did not ca	use a AFE	wake-up					
bit 2	WAKEX: Wal	•			•)		
	1 = Channel				-64 clock co	unter)			
1.11.4	0 = Channel			•		17.1			
bit 1	ALARM: Indic command")	cates wheth	er an Alarm	timer time-c	out has occu	irred (cleare	d via read "	Status Regis	ter
	1 = The Alar				ay cause the	e ALERT ou	tput to go lo	w dependin	g on the
	state of b 0 = The Alari	oit 4 of the C		register 0					
bit 0	PEI: Parity Er			tes whether	a Configura	tion register	r parity error	has occurre	d (real
Dit 0	time)				-	-	panty cho		
	1 = A parity e			caused the A	LERT outpu	ut to go low			
	0 = A parity e	enor nas noi							
	Note 1: B	it is high wh	enever char	nnel is passi	ng data. Bit	is low in Sta	ndby mode.		

REGISTER 11-8: AFE STATUS REGISTER 7 (ADDRESS: 0111)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

See Table 11-7 for the bit conditions of the AFE Status register after various SPI commands and the AFE Power-on Reset.

© 2005 Microchip Technology Inc.

TABLE 11-7:AFE STATUS REGISTER BIT CONDITION (AFTER POWER-ON RESET AND
VARIOUS SPI COMMANDS)

Condition	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Condition	CHZACT	СНҮАСТ	СНХАСТ	AGCACT	WAKEZ	WAKEY	WAKEX	ALARM	PEI
POR	0	0	0	0	0	0	0	0	1
Read Command (STATUS Register only)	u	u	u	u	u	u	u	0	u
Sleep Command	u	u	u	u	u	u	u	u	u
Soft Reset Executed ⁽¹⁾	0	0	0	0	0	0	0	u	u

Legend: u = unchanged

Note 1: See Section 11.20 "Soft Reset" and Section 11.32.2.4 "Soft Reset Command" for the condition of Soft Reset execution.

12.0 SPECIAL FEATURES OF THE CPU

The PIC12F635/PIC16F636/639 has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
 - Power-on Reset (POR)
 - Wake-up Reset (WUR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Detect (BOD)
- Interrupts
- Watchdog Timer (WDT)
- · Oscillator selection
- Sleep
- Code protection
- ID Locations
- In-Circuit Serial Programming

The PIC12F635/PIC16F636/639 has two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Powerup Timer to provide at least a nominal 64 ms Reset. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An Interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 12-1).

12.1 Configuration Word Bits

The Configuration Word bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 12-1. These bits are mapped in program memory location 2007h.

Note:	Address 2007h is beyond the user program									
	memory space. It belongs to the special									
	configuration memory space (2000h-									
	3FFFh), which can be accessed only during									
	programming. See 'PIC12F6XX/16F6XX									
	Memory Programming Specification"									
	(DS41204) for more information.									

REGISTER 12-1: CONFIG - CONFIGURATION WORD (ADDRESS: 2007h)

WURE FCMEN IESO BODEN1 BC bit 13 bit 14 WURE WURE WURE bit 12 WURE Wake-up and Reset Enable bit 1 = Standard wake-up and continue 4 0 = Wake-up and Reset enabled bit 11 FCMEN: Fail-Safe Clock Monitor Enabled 0 = Fail-Safe Clock Monitor disabled bit 10 IESO: Internal-External Switchover mode 0 = Internal External Switchover mode 0 = Internal External Switchover mode 0 = Internal External Switchover mode 0 = BOD enabled and SBODEN bit 10 = BOD enabled and SBODEN bit 10 = BOD enabled while running and 01 = SBODEN in Register 2-6 contro 01 = SBODEN in Register 2-6 contro 01 = Data memory is not protected 0 = Data memory is not code-pro	R/P-1 R/P-1	-1	1 R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
bit 13 Unimplemented: Read as '1' bit 12 WURE: Wake-up Reset Enable bit 1 = Standard wake-up and continue of 0 = Wake-up and Reset enabled bit 11 FCMEN: Fail-Safe Clock Monitor Enall 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 10 IESO: Internal-External Switchover bot 1 = Internal External Switchover mod 0 = BODEN<1:0>: Brown-out Detect Enall 11 = BOD enabled and SBODEN bit 10 = BOD enabled while running and 01 = SBODEN in Register 2-6 control 00 = BOD and SBODEN disabled bit 7 CPD: Code Protection Data bit 1 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is not code-prod 0 = Program memory is not code-prod 0 = Program memory is not code-prod 0 = MCLRE: MCLR Pin Function Select I 1 = MCLR pin is MCLR function and 0 = MCLR pin is alternate function, M bit 4 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled and can be enabled bit 2-0 FOSC<2:0>: Oscillator: Selection bits 000 = LP oscillator: Crystal/resonatod 010 = HS oscillator: I/O function 101 = INTOSCIO oscillator: I/O function 101 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: I/O function 101 = EXTRCIO oscillator: I/O functio	DEN0 CPD	5	MCLRE	PWRTE ⁽¹⁾	WDTE	FOSC2	F0SC1	F0SC0
bit 12 WURE: Wake-up Reset Enable bit 1 = Standard wake-up and continue of 0 = Wake-up and Reset enabled bit 11 FCMEN: Fail-Safe Clock Monitor Ena 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 10 IESO: Internal-External Switchover bot 1 = Internal External Switchover mod 0 = BOD enabled and SBODEN bit 10 = BOD enabled and SBODEN bit 10 = BOD enabled while running and 01 = SBODEN in Register 2-6 contro 00 = BOD and SBODEN disabled bit 7 CPD: Code Protection Data bit 1 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is not code-pro 0 = Program memory is not code-pro 0 = Program memory is external read bit 5 MCLRE: MCLR Pin Function Select I 1 = MCLR pin is MCLR function and 0 = MCLR pin is alternate function, M bit 4 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled and can be enabled bit 2-0 FOSC<2:0>: Oscillator: Selection bits 000 = LP oscillator: Crystal/resonato 010 = HS oscillator: Crystal/resonato 010 = HS oscillator: I/O function 101 = INTOSCIO oscillator: I/O function 101 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: I/O function 101 = EXTRCIO oscillator: I/O funct								bit 0
bit 12 WURE: Wake-up Reset Enable bit 1 = Standard wake-up and continue of 0 = Wake-up and Reset enabled bit 11 FCMEN: Fail-Safe Clock Monitor Ena 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 10 IESO: Internal-External Switchover bot 1 = Internal External Switchover mod 0 = BOD enabled and SBODEN bit 10 = BOD enabled and SBODEN bit 10 = BOD enabled while running and 01 = SBODEN in Register 2-6 contro 00 = BOD and SBODEN disabled bit 7 CPD: Code Protection Data bit 1 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is not code-pro 0 = Program memory is not code-pro 0 = Program memory is external read bit 5 MCLRE: MCLR Pin Function Select I 1 = MCLR pin is MCLR function and 0 = MCLR pin is alternate function, M bit 4 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled and can be enabled bit 2-0 FOSC<2:0>: Oscillator: Selection bits 000 = LP oscillator: Crystal/resonato 010 = HS oscillator: Crystal/resonato 010 = HS oscillator: I/O function 101 = INTOSCIO oscillator: I/O function 101 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: I/O function 101 = EXTRCIO oscillator: I/O funct								
 1 = Standard wake-up and continue 6 0 = Wake-up and Reset enabled bit 11 FCMEN: Fail-Safe Clock Monitor Enal 1 = Fail-Safe Clock Monitor disabled 0 = Fail-Safe Clock Monitor disabled bit 10 IESO: Internal-External Switchover bot 1 = Internal External Switchover mod 0 = BOD enabled and SBODEN bit 10 = BOD enabled and SBODEN bit 10 = BOD enabled while running and 01 = SBODEN in Register 2-6 control 00 = BOD and SBODEN disabled bit 7 CPD: Code Protection Data bit 1 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is not code-prod 0 = Program memory is external read prod 0 = Program memory is external read prod 0 = Program memory is external read 0 = WCLR pin is alternate function, N bit 5 MCLRE: MCLR Pin Function Select 1 1 = MCLR pin is alternate function, N bit 4 PWRTE: Power-up Timer Enable bit 1 = WDT enabled 0 = WDT disabled and can be enabled bit 2-0 FOSC<2:0>: Oscillator: Selection bits 000 = LP oscillator: Crystal/resonato 010 = HS oscillator: I/O function 01 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: I/O func								
 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 10 IESO: Internal-External Switchover boom 0 = Internal External Switchover mood 0 = BOD enabled and SBODEN bit 10 = BOD enabled and SBODEN bit 10 = BOD enabled while running and 01 = SBODEN in Register 2-6 control 00 = BOD and SBODEN disabled bit 7 CPD: Code Protection Data bit 1 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is not code-pron 0 = Program memory is not code-pron 0 = Program memory is external read bit 5 MCLRE: MCLR Pin Function Select 1 1 = MCLR pin is MCLR function and 0 = MCLR pin is alternate function, M bit 4 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled bit 2-0 FOSC<2:0>: Oscillator: Selection bits 000 = LP oscillator: Low power crysts 001 = XT oscillator: Crystal/resonato 010 = HS oscillator: I/O function 101 = INTOSCIO oscillator: I/O function 101 = INTOSCIO oscillator: I/O function 	enabled							
 1 = Internal External Switchover model 0 = BOD enabled and SBODEN bit 10 = BOD enabled while running and 01 = SBODEN in Register 2-6 control 00 = BOD and SBODEN disabled bit 7 CPD: Code Protection Data bit 1 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is external read product of the term of term of the term of term of the term of term of	ıble bit							
11 = BOD enabled and SBODEN bit 10 = BOD enabled while running and 01 = SBODEN in Register 2-6 contro 00 = BOD and SBODEN disabled bit 7 CPD: Code Protection Data bit 1 = Data memory is not protected 0 = Data memory is not protected 0 = Data memory is not code-pro 0 = Program memory is external read bit 6 CP: Code Protection bit 1 = Program memory is not code-pro 0 = Program memory is external read bit 5 MCLRE: MCLR Pin Function Select I 1 = MCLR pin is MCLR function and 0 = MCLR pin is alternate function, M bit 4 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled and can be enable bit 2-0 FOSC<2:0>: Oscillator: Low power cryst 000 = LP oscillator: Low power cryst 010 = HS oscillator: High-speed cryst 011 = EC: I/O function on RA4/TIG/ 100 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: I/O functin 101 = EXTRCIO oscill	e enabled							
 1 = Data memory is not protected 0 = Data memory is external read protection bit 1 = Program memory is not code-protection bit 1 = Program memory is external read bit 5 MCLRE: MCLR Pin Function Select I 1 = MCLR pin is MCLR function and 0 = MCLR pin is alternate function, M bit 4 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled bit 2-0 FOSC<2:0>: Oscillator Selection bits 000 = LP oscillator: Low power cryst 010 = HS oscillator: High-speed cryst 011 = EC: I/O function on RA4/T1G/ 100 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: I/O function 	disabled disabled in Sle	30	ODEN bit d	lisabled.				
 1 = Program memory is not code-pro 0 = Program memory is external read MCLRE: MCLR Pin Function Select I 1 = MCLR pin is MCLR function and 0 = MCLR pin is alternate function, M bit 4 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled bit 2-0 FOSC<2:0>: Oscillator Selection bits 000 = LP oscillator: Low power cryst 001 = XT oscillator: Crystal/resonato 010 = HS oscillator: High-speed cryst 011 = EC: I/O function on RA4/T1G/ 100 = INTOSCIO oscillator: I/O function 110 = EXTRCIO oscillator: I/O function 	otected							
1 = MCLR pin is MCLR function and 0 = MCLR pin is alternate function, M bit 4 PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled bit 2-0 FOSC<2:0>: Oscillator Selection bits 000 = LP oscillator: Low power cryst 001 = XT oscillator: Crystal/resonate 010 = HS oscillator: High-speed cryst 011 = EC: I/O function on RA4/T1G/ 100 = INTOSCIO oscillator: I/O funct 101 = INTOSC oscillator: CLKOUT f 110 = EXTRCIO oscillator: I/O function								
bit 4 PWRTE : Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled bit 3 WDTE : Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled and can be enable bit 2-0 FOSC<2:0> : Oscillator Selection bits 000 = LP oscillator: Low power cryst 011 = XT oscillator: Crystal/resonato 010 = HS oscillator: High-speed cryst 011 = EC: I/O function on RA4/T1G/ 100 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: CLKOUT f 110 = EXTRCIO oscillator: I/O function	weak internal pu			d				
1 = WDT enabled 0 = WDT disabled and can be enabled 0 = WDT disabled and can be enabled bit 2-0 FOSC<2:0>: Oscillator Selection bits 000 = LP oscillator: Low power cryst 001 = XT oscillator: Crystal/resonato 010 = HS oscillator: High-speed cryst 011 = EC: I/O function on RA4/T1G/ 100 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: CLKOUT f 110 = EXTRCIO oscillator: I/O function)		-					
bit 2-0 FOSC<2:0>: Oscillator Selection bits 000 = LP oscillator: Low power cryst 001 = XT oscillator: Crystal/resonato 010 = HS oscillator: High-speed crys 011 = EC: I/O function on RA4/T1G/ 100 = INTOSCIO oscillator: I/O function 101 = INTOSC oscillator: CLKOUT f 110 = EXTRCIO oscillator: I/O function	d using SWDTE	۲ ۰	eaister 12-	2				
$\pm\pm\pm=$ EXTRG OSCIIIAIOI. CEROUT IL	al on RA5/T1Ck r on RA5/T1Ck tal/resonator on OSC2/CLKOUT ion on RA4/T1C unction on RA4/ on on RA4/T1G	21 1/ T N 2/ 2/	1/CLKIN an /CLKIN and 1CKI/OSC I on RA5/T //CLKOUT, SC2/CLKO /CLKOUT, I	nd RA4/T1G/ d RA4/T1G/ 1/CLKIN and 1CKI/OSC1/ I/O function DUT, I/O func RC on RA5/	OSC2/ <u>CL</u> d RA4/T1 /CLKIN on RA5/ tion on R T1CKI/O	<u>KOUT</u> G/OSC2/0 T1CKI/OS A5/T1CKI SC1/CLKII	C1/CLKII /OSC1/C N	
Note 1: Enabling Brown-out Det								
Legend:								

3					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

12.2 Reset

The PIC12F635/PIC16F636/639 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) Wake-up Reset (WUR)
- c) WDT Reset during normal operation
- d) WDT Reset during Sleep
- e) MCLR Reset during normal operation
- f) MCLR Reset during Sleep
- g) Brown-out Detect (BOD)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:


- Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Detect

They are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. TO and \overrightarrow{PD} bits are set or cleared differently in different Reset situations, as indicated in Table 12-3. These bits are used in software to determine the nature of the Reset. See Table 12-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 12-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 15.0** "**Electrical Specifications**" for pulse width specifications.

FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



12.3 Power-on Reset

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See **Section 15.0** "**Electrical Specifications**" for details. If the BOD is enabled, the maximum rise time specification does not apply. The BOD circuitry will keep the device in Reset until VDD reaches VBOD (see **Section 12.6** "**Brown-out Detect (BOD)**").

Note:	
	internal Reset when VDD declines. To
	re-enable the POR, VDD must reach Vss
	for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to the Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

12.4 Wake-up Reset (WUR)

The PIC12F635/PIC16F636/639 has a modified wakeup from Sleep mechanism. When waking from Sleep, the WUR function resets the device and releases Reset when VDD reaches an acceptable level.

If the WURE bit is enabled ('0') in the Configuration Word register, the device will Wake-up Reset from Sleep through one of the following events:

- 1. On any event that causes a wake-up event. The peripheral must be enabled to generate an interrupt or wake-up, GIE state is ignored.
- 2. When WURE is enabled, RA3 will always generate an interrupt-on-change signal during Sleep.

The \overline{WUR} , \overline{POR} and \overline{BOD} bits in the PCON register and the \overline{TO} and \overline{PD} bits in the Status register can be used to determine the cause of device Reset.

To allow WUR upon RA3 change:

- Enable the WUR function, WURE Configuration Bit = 0.
- Enable RA3 as an input, MCLRE Configuration Bit = 0.
- Read PORTA to establish the current state of RA3.
- 4. Execute **SLEEP** instruction.
- 5. When RA3 changes state, the device will wakeup and then reset. The WUR bit in PCON will be cleared to '0'.


12.5 MCLR

PIC12F635/PIC16F636/639 has a noise filter in the MCLR Reset path. The filter will ignore small pulses.

It should be noted that a WDT Reset does not drive $\frac{MCLR}{MCLR}$ pin low. See Figure 12-2 for the recommended MCLR circuit.

An internal MCLR option is enabled by clearing the MCLRE bit in the Configuration Word register. When cleared, MCLR is internally tied to VDD and an internal weak pull-up is enabled for the MCLR pin. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.

FIGURE 12-2:	RECOMMENDED MCLR
	CIRCUIT



12.6 Brown-out Detect (BOD)

The BODEN0 and BODEN1 bits in the Configuration Word register select one of four BOD modes. Two modes have been added to allow software or hardware control of the BOD enable. When BODEN<1:0> = 01, the SBODEN bit (PCON<4>) enables/disables the BOD allowing it to be controlled in software. By selecting BODEN<1:0>, the BOD is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBODEN bit is disabled. See Register 12-1 for the Configuration Word definition.

If VDD falls below VBOD for greater than parameter (TBOD) (see **Section 15.0 "Electrical Specifications**"), the Brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not ensured to occur if VDD falls below VBOD for less than parameter (TBOD).

On any Reset (Power-on, Brown-out Detect, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOD (see Figure 12-3). The Power-up Timer will now be invoked, if enabled and will keep the chip in Reset an additional nominal 64 ms.

Note: The Power-up Timer is enabled by the PWRTE bit in the Configuration Word register.

If VDD drops below VBOD while the Power-up Timer is running, the chip will go back into a Brown-out Detect and the Power-up Timer will be re-initialized. Once VDD rises above VBOD, the Power-up Timer will execute a 64 ms Reset.




FIGURE 12-3: BROWN-OUT DETECT SITUATIONS

12.7 Time-out Sequence

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired, then OST is activated after the PWRT time-out has expired. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 12-4, Figure 12-5 and Figure 12-6 depict time-out sequences. The device can execute code from the INTOSC, while OST is active, by enabling Two-Speed Start-up or Fail-Safe Clock Monitor (See Section 3.6.2 "Two-Speed Start-up Sequence" and Section 3.7 "Fail-Safe Clock Monitor").

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 12-5). This is useful for testing purposes or to synchronize more than one PIC12F635/PIC16F636/ 639 device operating in parallel.

Table 12-5 shows the Reset conditions for some special registers, while Table 12-4 shows the Reset conditions for all the registers.

12.8 Power Control (PCON) Register

The Power Control register, PCON (address 8Eh), has two Status bits to indicate what type of Reset that last occurred.

Bit 0 is $\overline{\text{BOD}}$ (Brown-out). $\overline{\text{BOD}}$ is unknown on Poweron Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{\text{BOD}} = 0$, indicating that a Brown-out has occurred. The $\overline{\text{BOD}}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BODEN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see Section 4.2.3 "Ultra Low-Power Wake-up" and Section 12.6 "Brown-out Detect (BOD)".

Oscillator	Power-	up	Brown-out [Wake-up	
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • TOSC	1024 • Tosc	1024 • Tosc
RC, EC, INTOSC	TPWRT	_	Tpwrt	—	—

TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

TABLE 12-2: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT DETECT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR	Value on all other Resets ⁽¹⁾
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	—	_	ULPWUE	SBODEN	WUR		POR	BOD	01 q-qq	Ou u-uu
Legend:	Legend: $u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are$										

Legend: u = unchanged, x = unknown, — = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOD.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

POR	BOD	WUR	то	PD	Condition
0	x	x	1	1	Power-on Reset
u	0	u	1	1	Brown-out Detect
u	u	u	0	u	WDT Reset
u	u	u	0	0	WDT Wake-up
u	u	u	u	u	MCLR Reset during normal operation
u	u	u	1	0	MCLR Reset during Sleep
u	u	0	1	0	Wake-up Reset during Sleep
u	0	u	1	1	Brown-out Detect during Sleep

TABLE 12-3: PCON BITS AND THEIR SIGNIFICANCE

Legend: u = unchanged, x = unknown




FIGURE 12-4: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR)







FIGURE 12-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



Register	Address	Power-on Reset Wake-up Reset	MCLR Reset WDT Reset Brown-out Detect ⁽¹⁾ Wake-up Reset	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
W	_	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h/80h	XXXX XXXX	xxxx xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h/82h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h/84h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTA	05h	xx xx00	00 0000	uu uu00
PORTC ⁽⁶⁾	07h	xx xx00	00 0000	uu uu00
PCLATH	0Ah/8Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh	0000 0000	0000 0000	uuuu uuuu ⁽²⁾
PIR1	0Ch	0000 00-0	0000 00-0	uuuu uu-u (2)
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	0Fh	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	10h	0000 0000	uuuu uuuu	-uuu uuuu
WDTCON	18h	0 1000	0 1000	u uuuu
CMCON0	19h	0000 0000	0000 0000	นนนน นนนน
CMCON1	1Ah	10	10	uu
OPTION_REG	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	11 1111	11 1111	uu luuu
TRISC ⁽⁶⁾	87h	11 1111	11 1111	uu luuu
PIE1	8Ch	0000 00-0	0000 00-0	uuuu uu-u
PCON	8Eh	01 q-qq	0u u-uu (1,5)	Ou u-uu
OSCCON	8Fh	-110 x000	-110 x000	-uuu uuuu
OSCTUNE	90h	0 0000	u uuuu	u uuuu
WPUDA	95h	11 -111	11 -111	uuuu uuuu
IOCA	96h	00 0000	00 0000	uu uuuu
WDA	97h	11 -111	11 -111	uuuu uuuu
VRCON	99h	0-0- 0000	0-0- 0000	u-u- uuuu
EEDAT	9Ah	0000 0000	0000 0000	uuuu uuuu
EEADR	9Bh	0000 0000	0000 0000	uuuu uuuu
EECON1	9Ch	x000	q000	uuuu
EECON2	9Dh			
ADRESL	9Eh	xxxx xxxx	uuuu uuuu	<u>uuuu</u> uuuu
ADCON1	9Fh	-000	-000	-uuu
LVDCON	94h	00-000	00-000	uu -uuu
CRCON	110h	0000	0000	uuuu

TABLE 12-4: INITIALIZATION CONDITION FOR REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 12-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: PIC16F636/639 only.

TABLE 12-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	010x
MCLR Reset during normal operation	000h	000u uuuu	0uuu
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu
WDT Reset	000h	0000 uuuu	0uuu
WDT Wake-up	PC + 1	uuu0 0uuu	uuuu
Brown-out Detect	000h	0001 luuu	0110
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul 0uuu	uuuu
Wake-up Reset	000h	0001 1xxx	010x

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

12.9 Interrupts

The PIC12F635/PIC16F636/639 has 8 sources of interrupt:

- External Interrupt RA2/INT
- Timer0 Overflow Interrupt
- PORTA Change Interrupts
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Register 1 (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIE1 register. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- PORTA Change Interrupt
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the special register, PIR1. The corresponding interrupt enable bit is contained in special register, PIE1.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- Fail-Safe Clock Monitor Interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

For external interrupt events, such as the INT pin or PORTA change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 12-8). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, comparators or data EEPROM modules, refer to the respective peripheral section.

12.9.1 RA2/INT INTERRUPT

External interrupt on RA2/INT pin is edge-triggered; either rising if the INTEDG bit (OPTION<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from Sleep if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up (0004h). See **Section 12.12 "Power-Down Mode (Sleep)"** for details on Sleep and Figure 12-10 for timing of wake-up from Sleep through RA2/INT interrupt.

Note: The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

12.9.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. See **Section 5.0 "Timer0 Module"** for operation of the Timer0 module.

12.9.3 PORTA INTERRUPT

An input change on PORTA change sets the RAIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the RAIE (INTCON<3>) bit. Plus, individual pins can be configured through the IOCA register.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RAIF interrupt flag may not get set.




FIGURE 12-7: INTERRUPT LOGIC

-IGURE 12-8:			j		
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1					
CLKOUT ⁽³⁾	(4)	/		\/	
INT pin —		(1)			
INTF Flag (INTCON<1>)	, (1) (5)		Interrupt Latency ⁽²⁾		
GIE bit (INTCON<7>)					
Instruction Flow PC			× PC+1		
Instruction {	Inst (PC)	Inst (PC + 1)	-	Inst (0004h)	Inst (0005h)
Instruction Executed	Inst (PC – 1)	Inst (PC)	Dummy Cycle	Dummy Cycle	Inst (0004h)
Note 1: INTF fla	ag is sampled here (e	very Q1).			
2: Asynch	ronous interrupt laten	cy = 3-4 TCY. Synch	ronous latency = 3 TCY,	where TCY = instruction	on cycle time. Latenc



is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.

- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 15.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

IABEE	20. 0										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD, WUR	Value on all other Resets
0Bh, 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	_	TMR1IF	0000 00-0	0000 00-0
8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	—	TMR1IE	0000 00-0	0000 00-0

TABLE 12-6: SUMMARY OF INTERRUPT REGISTERS

Note 1: PIC16F636/639 only.

12.10 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and Status registers). This must be implemented in software.

Since the lower 16 bytes of all banks are common in the PIC12F635/PIC16F636/639 (see Figure 2-2), temporary holding registers, W_TEMP and STATUS_TEMP, should be placed in here. These 16 locations do not require banking and therefore, make it easier to context save and restore. The same code shown in Example 12-1 can be used to:

- Store the W register.
- Store the Status register.
- Execute the ISR code.
- Restore the Status (and Bank Select Bit register).
- Restore the W register.

Note:	The PIC12F635/PIC16F636/639 normally
	does not require saving the PCLATH.
	However, if computed GOTO's are used in
	the ISR and the main code, the PCLATH
	must be saved and restored in the ISR.

EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF SWAPF	W_TEMP STATUS,W	;Copy W to TEMP register ;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		;Insert user code here
:		
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into Status register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W TEMP,W	;Swap W TEMP into W
	_	


12.11 Watchdog Timer (WDT)

The PIC12F635/PIC16F636/639 WDT is code and functionally compatible with other PIC16F WDT modules and adds a 16-bit prescaler to the WDT. This allows the user to have a scaler value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds. WDT is cleared under certain conditions described in Table 12-7.

12.11.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit does not reflect that the LFINTOSC is enabled.

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 16 ms, which is compatible with the time base generated with previous PIC12F635/PIC16F636/639 microcontroller versions.



A new prescaler has been added to the path between the INTRC and the multiplexers used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the INTRC by 32 to 65536, giving the WDT a nominal range of 1 ms to 268s.

12.11.2 WDT CONTROL

The WDTE bit is located in the Configuration Word register. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit (WDTCON<0>) has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits (OPTION_REG) have the same function as in previous versions of the PIC16F family of microcontrollers. See **Section 5.0 "Timer0 Module"** for more information.

FIGURE 12-9: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 12-7: WDT STATUS

Conditions	WDT		
WDTE = 0			
CLRWDT Command	Classed		
Oscillator Fail Detected	Cleared		
Exit Sleep + System Clock = T1OSC, EXTRC, HFINTOSC, EXTCLK			
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST		

U-0

U-0

U-0

REGISTER 12-2:

	—	_		WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN(
	bit 7							bit	
oit 7-5	Unimplem	nented: Re	ad as '0'						
oit 4-1	WDTPS<3	8:0>: Watch	ndog Timer	Period Sele	ct bits				
	Bit Value	= Prescale	Rate						
	0000 = 1	:32							
	0001 = 1								
	0010 = 1	:128							
	0011 = 1	:256							
	0100 = 1	:512							
	0101 = 1	:1024							
	0110 = 1								
	0111 = 1								
	1000 = 1								
	1001 = 1								
	1010 = 1								
	1011 = 1								
	1100 = re 1101 = re								
	1110 = reserved 1111 = reserved								
bit 0			- nable/Disa	able for Wate	chdoa Timer	. _{bit} (1)			
511 0		s turned on			nuog minor	bit			
	0 = WDTi	s turneu un							

WDTCON - WATCHDOG TIMER CONTROL REGISTER (ADDRESS: 18h)

R/W-1

R/W-0

R/W-0

R/W-0

R/W-0

Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 12-8: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18h	WDTCON	—	—	—	WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
2007h ⁽¹⁾	CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of all Configuration Word register bits.

12.12 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit in the Status register is cleared.
- TO bit is set.
- Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are highimpedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTA should be considered.

The MCLR pin must be at a logic high level.

- Note 1: It should be noted that a Reset gen<u>erated</u> by a WDT time-out does not drive MCLR pin low.
 - The Analog Front-End (AFE) section in the PIC16F639 device is independent of the microcontroller's power-down mode (Sleep). See Section 11.32.2.3 "Sleep Command" for AFE's Sleep mode.

12.12.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from RA2/INT pin, PORTA change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The \overline{TO} and \overline{PD} bits in the Status register can be used to determine the cause of device Reset. The \overline{PD} bit, which is set on power-up, is cleared when Sleep is invoked. \overline{TO} bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 3. EEPROM write operation completion.
- 4. Comparator output changes state.
- 5. Interrupt-on-change.

6. External Interrupt from INT pin.

Other peripherals cannot generate interrupts, since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is
	cleared), but any interrupt source has both
	its interrupt enable bit and the corresponding
	interrupt flag bits set, the device will
	immediately wake-up from Sleep. The
	SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

Note:	lf	WUR	is	enabled	(WL	JRE	=	0	in
	Сс	onfigura	tion	Word),	then	the	Wa	ike-	up
	Re	eset mo	dule	e will forc	e a de	evice	Re	set	

12.12.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	1	Q1 Q2 Q3 Q4	1 Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1							
CLKOUT ⁽⁴⁾			Tost ⁽²⁾		\/	\'	
INT pin	· · ·			1	1 1	ı ı ı ı	
INTF Flag (INTCON<1>)			<u> </u>	Inter	rupt Latency ⁽³⁾	· · ·	
()	· ·		·	1			i
GIE bit (INTCON<7>)	· · ·		Processor in	1	<u>+</u>	ı ı ı ı	
	''		Sleep	<u>-</u>	<u>'</u>	· · ·	'
INSTRUCTION	FLOW			1	1		1
PC	X PC	(PC + 1	X PC + 2	X PC + 2	X PC + 2	X <u>0004</u> h	0005h
Instruction Fetched	Inst(PC) = Sleep	Inst(PC + 1)	1 1 1	Inst(PC + 2)	1 1 1	Inst(0004h)	Inst(0005h)
Instruction Executed	Inst(PC – 1)	Sleep	1 1 1	Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
	XT, HS or LP Oscill		ed. ale). This delay does	not apply to EC ar	nd RC Oscillator m	odes	

FIGURE 12-10: WAKE-UP FROM SLEEP THROUGH INTERRUPT

- 2: TOST = 1024 TOSC (drawing not to scale). This delay does not apply to EC and RC Oscillator modes.
- 3: GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line.
- 4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

12.13 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP for verification purposes.

Note:	The entire data EEPROM and Flash
	program memory will be erased when the
	code protection is turned off. See the
	"PIC12F6XX/16F6XX Memory Program-
	ming Specification" (DS41204) for more
	information.

12.14 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are used.

12.15 In-Circuit Serial Programming

The PIC12F635/PIC16F636/639 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for:

- Power
- Ground
- Programming Voltage


This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RA0 and RA1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the *"PIC12F6XX/16F6XX Memory Programming Specification"* (DS41204) for more information. RA0 becomes the programming data and RA1 becomes the programming clock. Both RA0 and RA1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the *"PIC12F6XX/16F6XX Memory Programming Specification"* (DS41204).

A typical In-Circuit Serial Programming connection is shown in Figure 12-11.

FIGURE 12-11: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



12.16 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB[®] ICD 2 development with a 14-pin device is not practical. A special 20-pin PIC16F636 ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

Use of the ICD device requires the purchase of a special header. On the top of the header is an MPLAB ICD 2 connector. On the bottom of the header is a 14-pin socket that plugs into the user's target via the 14-pin stand-off connector.


When the ICD pin on the PIC16F636 ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-9 shows which features are consumed by the background debugger:

TABLE 12-9: DEBUGGER RESOURCES

Resource	Description
I/O pins	ICDCLK, ICDDATA
Stack	1 level
Program Memory	Address 0h must be NOP 700h-7FFh

For more information, see the "*MPLAB*[®] *ICD 2 In-Circuit Debugger User's Guide*" (DS51331), available on Microchip's web site (www.microchip.com).

FIGURE 12-12: 20-PIN ICD PINOUT



NOTES:

13.0 INSTRUCTION SET SUMMARY

The PIC12F635/PIC16F636/639 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- Literal and control operations

Each PIC16FXXX instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASMTM assembler. A complete description of each instruction is also available in the "*PICmicro*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future products, do not use the OPTION
	and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


13.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a CLRF GPIO instruction will read GPIO, clear all the data bits, then write the result back to GPIO. This example would have the unintended result of clearing the condition that set the GPIF flag.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnemonic, Operands		Description Cycles			14-Bit	Opcode	Status	Notes	
				MSb	Sb		LSb		Affected
		BYTE-ORIENTED FILI	E REGISTER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2,
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2,
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff		_	-,_
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff		С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff		č	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff		C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff		0, 00, 2	1, 2
XORWF	f, d	Exclusive OR W with f		00	0110	dfff		Z	1, 2
NORMI	i, u	BIT-ORIENTED FILE				ulli	TTTT	2	1, 2
DCE	f, b	Bit Clear f	1	01		bfff	<i><i>f f f f f f f f f f f</i></i>		1, 2
BCF BSF	f, b	Bit Set f	1	01		bfff			
				-					1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set		01	ממוו	bfff	IIII		3
100111	le .	Add literal and W			111	1_1_1_1	1-1-1-1-	C, DC, Z	
ADDLW	k	And interal and W	1	11		kkkk		C, DC, Z Z	
ANDLW	k		1	11	1001			2	
CALL	k		2	10		kkkk			
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10		kkkk		_	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z	
MOVLW	k	Move literal to W	1	11		kkkk			
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11		kkkk			ĺ
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	ĺ
~	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
SUBLW		Exclusive OR literal with W				kkkk		Z	

TABLE 13-2: PIC12F635/PIC16F636/639 INSTRUCTION SET

on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if

assigned to the Timer0 module.3: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second

3: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the "*PICmicro[®] Mid-Range MCU Family Reference Manual*" (DS33023).

13.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[<i>label</i>]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call subroutine. First, return address $(PC + 1)$ is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits, TO and PD, are set.

CLRF	Clear f	COMF	С
Syntax:	[<i>label</i>] CLRF f	Syntax:	[
Operands:	$0 \le f \le 127$	Operands:	0
Operation:	$00h \rightarrow (f)$		d
·	$1 \rightarrow Z$	Operation:	(f
Status Affected:	Z	Status Affected:	Ζ
Description:	The contents of register 'f' are	Description:	Т
	cleared and the Z bit is set.		С
			re

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W	D
Syntax:	[label] CLRW	S
Operands:	None	C
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$	С
Status Affected:	Z	S
Description:	W register is cleared. Zero bit (Z) is set.	D

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '0', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) $-1 \rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	
Syntax:	[label] INCF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	
Operation:	(f) + 1 \rightarrow (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

IORWF	Inclusive OR W with f		
Syntax:	[label] IORWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		
Operation:	(W) .OR. (f) \rightarrow (destination)		
Status Affected:	Z		
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		

MOVF	Move f	
Syntax:	[<i>label</i>] MOVF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	
Operation:	(f) \rightarrow (dest)	
Status Affected:	Z	
Encoding:	00 1000 dfff ffff	
Description:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' = 0, destination is W register. If $d = 1$, the destination is file register 'f' itself. $d = 1$ is useful to test a file register, since status flag Z is affected.	
Words:	1	
Cycles:	1	
Example:	movf fsr, 0	
	After Instruction W = value in FSR register Z = 1	

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Encoding:	00 0000 1fff ffff
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION
	$\begin{array}{rcl} \text{Before Instruction} & & \\ & \text{OPTION} & = & 0xFF \\ W & = & 0x4F \\ \text{After Instruction} & & \\ & \text{OPTION} & = & 0x4F \\ W & = & 0x4F \end{array}$

MOVLW	Move Lite	eral to V	v	
Syntax:	[label]	MOVLW	/ k	
Operands:	$0 \le k \le 255$			
Operation:	$k \rightarrow (W)$			
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	The eight into the W cares" wil	/ registe	r. The "do	on't
Words:	1			
Cycles:	1			
Example:	MOVLW	0x5A		
	After Instr	ruction N =	0x5A	

NOP	No Operation			
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No operation			
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operation.			
Words:	1			
Cycles:	1			
Example:	NOP			

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} \text{TOS} \rightarrow \text{PC}, \\ 1 \rightarrow \text{GIE} \end{array}$
Status Affected:	None
Encoding:	00 0000 0000 1001
Description:	Return from interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting the Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
RETLW	After Interrupt PC = TOS GIE = 1 Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$
Status Affected:	None
Encoding:	11 01xx kkkk kkkk
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example:	CALL TABLE; W contains table

;offset value

ADDWF PC ;W = offset RETLW k1 ;Begin table

RETLW kn ; End of table

0x07

W = value of k8

RETLW k2 ;

Before Instruction W =

After Instruction

;W now has table value

RETURN	Return from Subroutine	
Syntax:	[label] RETURN	
Operands:	None	
Operation:	$TOS\toPC$	
Status Affected:	None	
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	

_	RLF	Rotate Left f through Carry
•	Syntax:	[<i>label</i>] RLF f,d
	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
	Operation:	See description below
	Status Affected:	С
1	Encoding:	00 1101 dfff ffff
	Description:	The contents of register 'f' are rotated one bit to the left through the CARRY flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
	Words:	1
	Cycles:	1
	Example:	RLF REG1,0
		Before Instruction REG1 = 1110 0110 C = 0 - After Instruction REG1 = 1110 0110 W = 1100 1100 C = 1 -

•

•

٠

TABLE

Register f

RRF	Rotate Right f through Carry	
Syntax:	[label] RRF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the right through the CARRY flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

С

SUBWF	Subtract W from f	
Syntax:	[label] SUBWF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) - (W) \rightarrow (destination)	
Status Affected:	C, DC, Z	
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.	

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{W}DT \text{ prescaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The Power-down Status bit, \overline{PD} , is cleared. Time-out Status bit, \overline{TO} , is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

SUBLW	Subtract W from Literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \le k \le 255$
Operation:	$k \text{ - (W)} \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

XORLW	Exclusive OR Literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

NOTES:

14.0 DEVELOPMENT SUPPORT

The $\mathsf{PICmicro}^{\textcircled{R}}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

14.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- · Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

14.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

14.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

14.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

14.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

14.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

14.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

14.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

14.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

14.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

14.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP[™] cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

14.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

14.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61. PIC16C62X. PIC16C71. PIC16C8X. PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

14.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

14.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

14.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

14.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8. 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

14.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external onboard Flash memory. A generous prototype area is available for user hardware expansion.

14.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

14.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication.

14.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

14.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

14.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits. NOTES:

15.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings^(†)


Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to VSS	0.3V to +6.5V
Voltage on MCLR with respect to Vss	0.3V to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss/Vss⊤ pin	
Maximum current into VDD/VDDT pin	
Input clamp current, Iк (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, IOK (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA and PORTC (combined)	200 mA
Maximum current sourced PORTA and PORTC (combined)	
Maximum LC Input Voltage (LCX, LCY, LCZ) ⁽²⁾ loaded, with device	10.0 Vpp
Maximum LC Input Voltage (LCX, LCY, LCZ) ⁽²⁾ unloaded, without device	
Maximum Input Current (rms) into device per LC Channel ⁽²⁾	10 mA
Human Body ESD rating	4000 (min.) V
Machine Model ESD rating	400 (min.) V

- Note 1: Power dissipation for PIC12F635/PIC16F636/639 (AFE section not included) is calculated as follows: $PDIS = VDD \times \{IDD - \sum IOH\} + \sum \{(VDD-VOH) \times IOH\} + \sum(VOL \times IOL).$ Power dissipation for AFE section is calculated as follows: $PDIS = VDD \times IACT = 3.6V \times 16 \ \mu A = 57.6 \ \mu W$
 - 2: Specification applies to the PIC16F639 only.


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note:	Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up.
	Thus, a series resistor of 50-100 Ω should be used when applying a 'low' level to the MCLR pin, rather than
	pulling this pin directly to Vss.

PIC12F635/PIC16F636/639







15.1 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended)

DC CHA	RACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{Ta} \leq +85^{\circ}\mbox{C for industrial} \\ -40^{\circ}\mbox{C} \leq \mbox{Ta} \leq +125^{\circ}\mbox{C for extended} \end{array}$								
Param No.	Sym	Characteristic	Min Typ† Max Units Conditions								
	Vdd	Supply Voltage									
D001			2.0	—	5.5	V	Fosc < = 4 MHz				
D001C			3.0	—	5.5	V	Fosc < = 10 MHz				
D001D			4.5	—	5.5	V	Fosc < = 20 MHz				
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	—		V	Device in Sleep mode				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss		V	See Section 12.3 "Power-on Reset" for details.				
D004	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	—	V/ms	See Section 12.3 "Power-on Reset" for details.				
D005	VBOD	Brown-out Detect	—	2.1	—	V					
*	These	parameters are characteriz	ed but	not tes	sted		1				

These parameters are characterized but not tested.

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

15.2 DC Characteristics: PIC12F635/PIC16F636-I (Industrial)

DC CHA	ARACTER	ISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param	Sym	Device Characteristics	Min	Turnet	Мах	Units		Conditions			
No.	Sym	Device Characteristics	WIIN	Тур†	wax	Units	Vdd	Note			
D010	Idd	Supply Current ^(1,2)	—	9	TBD	μΑ	2.0	Fosc = 32.768 kHz			
			—	18	TBD	μA	3.0	LP Oscillator mode			
			—	35	TBD	μA	5.0				
D011			—	110	TBD	μΑ	2.0	Fosc = 1 MHz			
			_	190	TBD	μΑ	3.0	XT Oscillator mode			
			_	330	TBD	μΑ	5.0				
D012			_	220	TBD	μA	2.0	Fosc = 4 MHz			
			_	370	TBD	μΑ	3.0	XT Oscillator mode			
			_	600	TBD	μΑ	5.0				
D013			—	70	TBD	μA	2.0	Fosc = 1 MHz			
			_	140	TBD	μA	3.0	EC Oscillator mode			
			—	260	TBD	μA	5.0				
D014			—	180	TBD	μΑ	2.0	Fosc = 4 MHz			
			_	320	TBD	μA	3.0	EC Oscillator mode			
			—	580	TBD	μA	5.0				
D015			—	TBD	TBD	μΑ	2.0	Fosc = 31 kHz			
			—	TBD	TBD	μA	3.0	LFINTOSC mode			
			—	TBD	TBD	mA	5.0				
D016				340	TBD	μΑ	2.0	Fosc = 4 MHz			
			_	500	TBD	μA	3.0	HFINTOSC mode			
			—	800	TBD	μA	5.0				
D017	— 180 TBD μΑ	μΑ	2.0	Fosc = 4 MHz							
				320	TBD	μA	3.0	EXTRC mode			
			—	580	TBD	μA	5.0				
D018			—	2.1	TBD	mA	4.5	Fosc = 20 MHz			
			_	2.4	TBD	mA	5.0	HS Oscillator mode			

Legend: TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC CHA	ARACTERI	STICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param	Su m	Device Characteristics	Min	Turnet	Max	Units	Conditions				
No.	Sym	Device Characteristics	WIIN	Тур†	Мах	Units	Vdd	Note			
D020	IPD	Power-down Base	—	0.99	TBD	nA	2.0	WDT, BOD,			
		Current ⁽⁴⁾	—	1.2	TBD	nA	3.0	Comparators, VREF			
			—	2.9	TBD	nA	5.0	and T1OSC disabled			
D021	∆IWDT		—	0.3	TBD	μA	2.0	WDT Current ⁽³⁾			
			—	1.8	TBD	μA	3.0				
			—	8.4	TBD	μA	5.0				
D022A	∆IBOD		—	58	TBD	μA	3.0	BOD Current ⁽³⁾			
			—	109	TBD	μA	5.0				
D022B	ΔILVD		—	TBD	TBD	μA	2.0	PLVD Current			
			—	TBD	TBD	μA	3.0				
			_	TBD	TBD	μA	5.0				
D023	∆ICMP		_	3.3	TBD	μA	2.0	Comparator Current ⁽³⁾			
			—	6.1	TBD	μA	3.0				
			—	11.5	TBD	μΑ	5.0				
D024	ΔIV ref			58	TBD	μA	2.0	CVREF Current ⁽³⁾			
			—	85	TBD	μA	3.0				
			—	138	TBD	μA	5.0				
D025	∆IT1OSC		_	4.0	TBD	μΑ	2.0	T1OSC Current ⁽³⁾			
			_	4.6	TBD	μΑ	3.0				
			_	6.0	TBD	μA	5.0				

15.2 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) (Continued)

Legend: TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.
 - 3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
 - 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.3 DC Characteristics: PIC12F635/PIC16F636-E (Extended)

DC CHA	RACTERI	ISTICS		ing tempe	-			otherwise stated) 125°C for extended
Param	0	Device Characteristics	Min	Turk	Maria	Unite		Conditions
No.	Sym	Device Characteristics	Min	Тур†	Мах	Units	Vdd	Note
D010E	IDD	Supply Current ^(1,2)	_	9	TBD	μA	2.0	Fosc = 32.768 kHz
				18	TBD	μA	3.0	LP Oscillator mode
			_	35	TBD	μA	5.0	
D011E			_	110	TBD	μA	2.0	Fosc = 1 MHz
			_	190	TBD	μA	3.0	XT Oscillator mode
			_	330	TBD	μA	5.0	7
D012E			—	220	TBD	μA	2.0	Fosc = 4 MHz
				370	TBD	μA	3.0	XT Oscillator mode
			_	600	TBD	μA	5.0	
D013E			_	70	TBD	μA	2.0	Fosc = 1 MHz
				140	TBD	μA	3.0	EC Oscillator mode
			_	260	TBD	μA	5.0	
D014E			—	180	TBD	μA	2.0	Fosc = 4 MHz
			—	320	TBD	μA	3.0	EC Oscillator mode
			—	580	TBD	μA	5.0	
D015E			—	TBD	TBD	μA	2.0	Fosc = 31 kHz
			—	TBD	TBD	μA	3.0	LFINTOSC
			—	TBD	TBD	mA	5.0	
D016E				340	TBD	μA	2.0	Fosc = 4 MHz
				500	TBD	μA	3.0	IHFINTOSC
				800	TBD	μA	5.0	
D017E			—	180	TBD	μA	2.0	Fosc = 4 MHz
			—	320	TBD	μA	3.0 EXTRC mode	EXTRC mode
				580	TBD	μA	5.0	
D018E			_	2.1	TBD	mA	4.5	Fosc = 20 MHz
			_	2.4	TBD	mA	5.0	HS Oscillator mode

Legend: TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC CHA		STICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ for extended								
Param	C		Min	Trent	Max	Units	Conditions				
No.	Sym	Device Characteristics	WIIN	Тур†	Мах	Units	Vdd	Note			
D020	IPD	Power-down Base	_	0.0009	TBD	μA	2.0	WDT, BOD, Comparators,			
		Current ⁽⁴⁾	—	0.0012	TBD	μA	3.0	VREF and T1OSC disabled			
			—	0.0029	TBD	μA	5.0]			
D021	∆IWDT		—	0.3	TBD	μA	2.0	WDT Current ⁽³⁾			
			—	1.8	TBD	μΑ	3.0				
			—	8.4	TBD	μA	5.0				
D022A	ΔIBOD		—	58	TBD	μA	3.0	BOD Current ⁽³⁾			
			—	109	TBD	μA	5.0				
D022B	ΔILVD		—	TBD	TBD	μA	2.0	PLVD Current			
			—	TBD	TBD	μΑ	3.0	1			
			—	TBD	TBD	μΑ	5.0				
D023	∆ICMP		—	3.3	TBD	μΑ	2.0	Comparator Current ⁽³⁾			
			—	6.1	TBD	μA	3.0				
			—	11.5	TBD	μΑ	5.0				
D024	$\Delta IVREF$		—	58	TBD	μA	2.0	CVREF Current ⁽³⁾			
			—	85	TBD	μA	3.0				
		—	138	TBD	μA	5.0					
D025	∆IT1OSC		_	4.0	TBD	μA	2.0	T1OSC Current ⁽³⁾			
			_	4.6	TBD	μΑ	3.0				

Legend: TBD = To Be Determined

> † Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

6.0

TBD

μΑ

5.0

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin 2: loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.4 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended)

DC CH	ARACTE	RISTICS	Standard Oper Operating temp		-40°C s	≤ TA ≤ +	otherwise stated) 85°C for industrial 125°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	_	0.8	V	$4.5V \le VDD \le 5.5V$
D030A			Vss	_	0.15 Vdd	V	Otherwise
D031		with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V	Entire range
D032		MCLR, OSC1 (RC mode)	Vss	_	0.2 Vdd	V	
D033		OSC1 (XT and LP modes) ⁽¹⁾	Vss		0.3	V	
D033A		OSC1 (HS mode) ⁽¹⁾	Vss	_	0.3 Vdd	V	
	VIH	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	2.0	_	Vdd	V	$4.5V \le VDD \le 5.5V$
D040A			(0.25 VDD + 0.8)	-	Vdd	V	Otherwise
D041		with Schmitt Trigger buffer	0.8 Vdd	_	Vdd	V	Entire range
D042		MCLR	0.8 Vdd		Vdd	V	
D043		OSC1 (XT and LP modes)	1.6	_	Vdd	V	(Note 1)
D043A		OSC1 (HS mode)	0.7 Vdd		Vdd	V	(Note 1)
D043B		OSC1 (RC mode)	0.9 Vdd	_	Vdd	V	
	lı∟	Input Leakage Current ⁽²⁾					
D060		I/O ports	_	± 0.1	± 1	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
D060A		Analog inputs	—	± 0.1	± 1	μΑ	$VSS \leq VPIN \leq VDD$
D060B		VREF	_	± 0.1	± 1	μA	$VSS \le VPIN \le VDD$
D061		MCLR ⁽³⁾	_	± 0.1	± 5	μA	$VSS \le VPIN \le VDD$
D063		OSC1		± 0.1	± 5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration
D070	Ipur	PORTA Weak Pull-up Current	50*	250	400*	μA	VDD = 5.0V, VPIN = VSS
	Vol	Output Low Voltage					
D080		I/O ports	—	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.
D083		OSC2/CLKOUT (RC mode)	_	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind. IOL = 1.2 mA, VDD = 4.5V (Ext.

Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only † and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 9.4.1 "Using the Data EEPROM" for additional information.

15.4 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended) (Continued)

DC CH	ARACTE	RISTICS	Standard Oper Operating temp		anditions (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended			
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions	
	Voн	Output High Voltage						
D090		I/O ports	Vdd - 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V (Ind.)	
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	—		V	IOH = -1.3 mA, VDD = 4.5V (Ind.) IOH = -1.0 mA, VDD = 4.5V (Ext.)	
D100	IULP	Ultra Low-power Wake-up Current	_	200	_	nA		
		Capacitive Loading Specs on Output Pins						
D100	COSC2	OSC2 pin	_	_	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101	Сю	All I/O pins	_	_	50*	pF		
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M	—	E/W	-40°C ≤ TA ≤ +85°C	
D120A	ED	Byte Endurance	10K	100K	—	E/W	+85°C ≤ TA ≤ +125°C	
D121	Vdrw	VDD for Read/Write	Vmin	—	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write cycle time	_	5	6	ms		
D123	TRETD	Characteristic Retention	40	-	—	Year	Provided no other specifications are violated	
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
		Program Flash Memory						
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D130A	ED	Cell Endurance	1K	10K	—	E/W	+85°C ≤ TA ≤ +125°C	
D131	Vpr	VDD for Read	VMIN	-	5.5	V	VMIN = Minimum operating voltage	
D132	VPEW	VDD for Erase/Write	4.5	_	5.5	V		
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms		
D134	Tretd	Characteristic Retention	40	-	_	Year	Provided no other specifications are violated	

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 9.4.1 "Using the Data EEPROM" for additional information.

15.5 DC Characteristics: PIC16F639-I (Industrial), PIC16F639-E (Extended)

DC CHA	RACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$								
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions				
D001	Vdd	Supply Voltage	2.0	—	3.6	V	Fosc ≤ 10 MHz				
D001A	Vddt	Supply Voltage (AFE)	2.0	—	3.6	V	Analog Front-End VDD voltage. Treated as VDD in this document.				
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	_	—	V	Device in Sleep mode				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	—	V	See Section 12.3 "Power-on Reset" for details.				
D003A	VPORT	VDD Start Voltage (AFE) to ensure internal Power- on Reset signal	—	—	1.8	V	Analog Front-End POR voltage.				
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*			V/ms	See Section 12.3 "Power-on Reset" for details.				
D005	VBOD	Brown-out Detect	—	2.1	_	V					
D006	Rм	Turn-on Resistance or Modulation Transistor	_	_	100	Ohm	VDD = 3.0V				
D007	Rpu	Digital Input Pull-Up Resistor CS, SCLK	50	200	300	kOhm	VDD = 3.6V				
D008	Iail	Analog Input Leakage Current LCX, LCY, LCZ			±1	μA	VDD = 3.6V, VSS \leq VIN \leq VDD, tested at				
		LCCOM	—	—	±1	μA	Sleep mode				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

DC CHAF	RACTERISTI	ics		temperatu		-40°C ≤	nless otherwise stated) $0^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $0V \leq VDD \leq 3.6V$		
Param				T				Conditions	
No.	Sym	Device Characteristics	Min	Тур†	Max	Units	Vdd	Note	
D010	Idd	Supply Current ^(1,2,3)	_	9	TBD	μA	2.0	Fosc = 32.768 kHz	
			—	18	TBD	μΑ	3.0	LP Oscillator mode	
D011			_	110	TBD	μΑ	2.0	Fosc = 1 MHz	
			_	190	TBD	μΑ	3.0	XT Oscillator mode	
D012			_	220	TBD	μΑ	2.0	Fosc = 4 MHz	
			_	370	TBD	μΑ	3.0	XT Oscillator mode	
D013				70	TBD	μΑ	2.0	Fosc = 1 MHz	
			_	140	TBD	μΑ	3.0	EC Oscillator mode	
D014			_	180	TBD	μΑ	2.0	Fosc = 4 MHz	
			_	320	TBD	μΑ	3.0	EC Oscillator mode	
D015			_	TBD	TBD	μΑ	2.0	Fosc = 31 kHz	
			_	TBD	TBD	μΑ	3.0	LFINTOSC mode	
D016			—	340	TBD	μΑ	2.0	Fosc = 4 MHz	
			_	500	TBD	μΑ	3.0	HFINTOSC mode	
D017			_	180	TBD	μΑ	2.0	Fosc = 4 MHz	
			_	320	TBD	μΑ	3.0	EXTRC mode	
D020	IPD	Power-down Base Current ⁽⁴⁾	_	0.99	TBD	nA	2.0	WDT, BOD, Comparators,	
			—	1.2	TBD	nA	3.0	VREF and T1OSC disabled (excludes AFE)	
D021	ΔIWDT		_	0.3	TBD	μΑ	2.0	WDT Current ⁽³⁾	
			_	1.8	TBD	μΑ	3.0		
D022A	ΔIBOD		_	58	TBD	μΑ	3.0	BOD Current ⁽³⁾	
D022B	ΔILVD		_	TBD	TBD	μΑ	2.0	PLVD Current	
			_	TBD	TBD	μΑ	3.0		
D023	ΔICMP		_	3.3	TBD	μΑ	2.0	Comparator Current ⁽³⁾	
			_	6.1	TBD	μΑ	3.0		
D024	ΔIV_{REF}		_	58	TBD	μΑ	2.0	CVREF Current ⁽³⁾	
			_	85	TBD	μΑ	3.0		
D025	∆IT1OSC		_	4.0	TBD	μΑ	2.0	T1OSC Current ⁽³⁾	
			_	4.6	TBD	μΑ	3.0		
D026	IACT	Active Current of AFE only (receiving signal) 1 LC Input Channel Signal 3 LC Input Channel Signals		10 —	 16	μΑ μΑ	3.6 3.6	CS = VDD; Input = Continuous Wave (CW); Amplitude = 300 mVPP. All channels enabled.	
D027	ISTDBY	Standby Current of AFE only (not receiving signal) 1 LC Input Channel Enabled 2 LC Input Channels Enabled 3 LC Input Channels Enabled	 	3 4 5	5 6 7	μΑ μΑ μΑ	3.6 3.6 3.6	$\overline{CS} = VDD; \overline{ALERT} = VDD$	
D028	ISLEEP	Sleep Current of AFE only	—	0.2	1	μΑ	3.6	$\overline{CS} = VDD; \overline{ALERT} = VDD$	

15.6 DC Characteristics: PIC16F639-I (Industrial)

Legend: TBD = To Be Determined

The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.7 DC Characteristics: PIC16F639-E (Extended)

DC CHA	RACTERIST	īCS		ig tempera		-40		e rwise stated) +125°C for extended 3.6V
Param	Sym	Device Characteristics	Min	Turt	Max	Units		Conditions
No.	Sym	Device Characteristics	WIIII	Тур†	WIAX	Units	Vdd	Note
D010E	IDD	Supply Current ^(1,2)	_	9	TBD	μΑ	2.0	
			—	18	TBD	μΑ	3.0	
D011E			—	110	TBD	μΑ	2.0	
			—	190	TBD	μA	3.0	
D012E			_	220	TBD	μA	2.0	
			_	370	TBD	μA	3.0	
D013E			—	70	TBD	μA	2.0	
			_	140	TBD	μΑ	3.0	
D014E			_	180	TBD	μA	2.0	
			_	320	TBD	μΑ	3.0	
D015E			_	TBD	TBD	μA	2.0	
			_	TBD	TBD	μA	3.0	
D016E			_	340	TBD	μA	2.0	
			_	500	TBD	μA	3.0	
D017E			_	180	TBD	μA	2.0	
			_	320	TBD	μA	3.0	
D020	IPD	Power-down Base Current ⁽⁴⁾	_	0.99	TBD	nA	2.0	WDT, BOD, Comparators, VREF and
			_	1.2	TBD	nA	3.0	T1OSC disabled (excludes AFE)
D021	∆IWDT		_	0.3	TBD	μA	2.0	WDT Current ⁽³⁾
			_	1.8	TBD	μA	3.0	
D022A	∆IBOD		_	58	TBD	μA	3.0	BOD Current ⁽³⁾
D022B	ΔILVD		_	TBD	TBD	μA	2.0	PLVD Current
			_	TBD	TBD	μA	3.0	
D023	∆ICMP		_	3.3	TBD	μA	2.0	Comparator Current ⁽³⁾
			_	6.1	TBD	μA	3.0	
D024	ΔIV_{REF}		_	58	TBD	μΑ	2.0	CVREF Current ⁽³⁾
			_	85	TBD	μΑ	3.0	
D025	∆IT1OSC		_	4.0	TBD	μA	2.0	T1OSC Current ⁽³⁾
			_	4.6	TBD	μΑ	3.0	
D026	IACT	Active Current of AFE only (receiving signal) 1 LC Input Channel Signal 3 LC Input Channel Signals		10	 16	μΑ μΑ	3.6 3.6	CS = VDD; Input = Continuous Wave (CW); Amplitude = 300 mVPP. All channels enabled.
D027	ISTDBY	Standby Current of AFE only (not receiving signal) 1 LC Input Channel Enabled 2 LC Input Channels Enabled 3 LC Input Channels Enabled	 	3 4 5	5 6 7	μΑ μΑ μΑ	3.6 3.6 3.6	CS = VDD; ALERT = VDD
D028	ISLEEP	Sleep Current of AFE only	—	0.2	1	μΑ	3.6	$\overline{CS} = VDD; \overline{ALERT} = VDD$

Legend: TBD = To Be Determined

Data in 'Typ' column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. t Note

The test conditions for <u>all IDD</u> measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. 1:

The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, 2: oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The 3: peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.8	DC Characteristics:	PIC16F639-I (Industrial),	PIC16F639-E (Extended)
------	---------------------	---------------------------	------------------------

DC CHA	RACTER	ISTICS	Standard Operatin Operating temperat Supply Voltage		-40°C ≤	โล ≤ +85° โล ≤ +12:	°C for industrial 5°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer					
D030A			Vss	—	0.15 Vdd	V	
D031		with Schmitt Trigger buffer	Vss	_	0.2 VDD	V	
D032		MCLR, OSC1 (RC mode)	Vss	—	0.2 Vdd	V	
D033		OSC1 (XT and LP modes) ⁽¹⁾	Vss	—	0.3	V	
D033A		OSC1 (HS mode) ⁽¹⁾	Vss	—	0.3 Vdd	V	
D034		Digital Input Low Voltage	Vss	—	0.3 Vdd	V	Analog Front-End section
	Viн	Input High Voltage					
		I/O ports:					
D040		with TTL buffer					
D040A			(0.25 VDD + 0.8)	—	Vdd	V	
D041		with Schmitt Trigger buffer	0.8 VDD	—	Vdd	V	
D042		MCLR	0.8 Vdd	—	Vdd	V	
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V	(Note 1)
D043A		OSC1 (HS mode)	0.7 Vdd	—	Vdd	V	(Note 1)
D043B		OSC1 (RC mode)	0.9 Vdd	—	Vdd	V	
		Digital Input High Voltage					Analog Front-End section
D044		SCLK, CS, SDIO for Analog Front-End (AFE)	0.7 VDD		Vdd	V	
	lı∟	Input Leakage Current ⁽²⁾					
D060		I/O ports	_	± 0.1	± 1	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance
D060A		Analog inputs	—	± 0.1	± 1	μΑ	$Vss \leq Vpin \leq Vdd$
D060B		VREF	—	± 0.1	± 1	μΑ	$Vss \leq Vpin \leq Vdd$
D061		MCLR ⁽³⁾	—	± 0.1	±5	μΑ	$Vss \leq Vpin \leq Vdd$
D063		OSC1	_	± 0.1	± 5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration
		Digital Input Leakage Current ⁽²⁾					VDD = 3.6V, Analog Front-End section
D064		SDI for Analog Front-End (AFE)	—	—	± 1	μΑ	$Vss \leq Vpin \leq Vdd$
D064A		SCLK, CS for Analog Front-End (AFE)	—	—	± 1	μΑ	$VPIN \leq VDD$
D070	IPUR	PORTA Weak Pull-up Current	50*	250	400*	μΑ	VDD = 3.6V, VPIN = VSS
	Vol	Output Low Voltage					
D080		I/O ports	-	—	0.6	V	IOL = 8.5 mA, VDD = 3.6V (Ind.)
D083		OSC2/CLKOUT (RC mode)	_	-	0.6	V	IOL = 1.6 mA, VDD = 3.6V (Ind.) IOL = 1.2 mA, VDD = 3.6V (Ext.)
		Digital Output Low Voltage					Analog Front-End section
D084		ALERT, LFDATA/SDIO for Analog Front-End (AFE)	—	_	VSS + 0.4	V	IOL = 1.0 mA, VDD = 2.0V

These parameters are characterized but not tested. Data in 'Typ' column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC t 1: mode.

2:

Negative current is defined as current sourced by the pin. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating 3: conditions. Higher leakage current may be measured at different input voltages. See Section 9.4.1 "Using the Data EEPROM" for additional information

4:

Note

DC Characteristics: PIC16F639-I (Industrial), PIC16F639-E (Extended) (Continued) 15.8

DC CHA		STICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended Supply Voltage $2.0V \le VDD \le 3.6V$					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
	Voн	Output High Voltage							
D090		I/O ports	Vdd - 0.7	—	—	V	IOH = -3.0 mA, VDD = 3.6V (Ind.)		
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	—	—	V	IOH = -1.3 mA, VDD = 3.6V (Ind.) IOH = -1.0 mA, VDD = 3.6V (Ext.)		
		Digital Output High Voltage					Analog Front-End (AFE) section		
D093		LFDATA/SDIO for Analog Front-End (AFE)	Vdd - 0.5	—		V	$IOH=-400\;\muA,VDD=2.0V$		
		Capacitive Loading Specs on Output Pins							
D100	COSC2	OSC2 pin	—	-	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Cio	All I/O pins	_	_	50*	pF			
D102	IULP	Ultra Low-power Wake-up Current	—	200	-	nA			
		Data EEPROM Memory							
D120	ED	Byte Endurance	100K	1M	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$		
D120A	ED	Byte Endurance	10K	100K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$		
D121	Vdrw	VDD for Read/Write	VMIN	—	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage		
D122	TDEW	Erase/Write cycle time	—	5	6	ms			
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated		
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$		
		Program Flash Memory							
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$		
D130A	ED	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$		
D131	Vpr	VDD for Read	VMIN	-	5.5	V	VMIN = Minimum operating voltage		
D132	VPEW	VDD for Erase/Write	4.5	-	5.5	V			
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms			
D134	Tretd	Characteristic Retention	40	-	—	Year	Provided no other specifications are violated		

These parameters are characterized but not tested. Data in 'Typ' column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC t

1: mode.

2:

Negative current is defined as current sourced by the pin. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating 3: conditions. Higher leakage current may be measured at different input voltages. See Section 9.4.1 "Using the Data EEPROM" for additional information

4:


Note

15.9 Timing Parameter Symbology


The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS


2. 1990			
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCLK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance



LOAD CONDITIONS



15.10 AC Characteristics: PIC12F635/PIC16F636/639 (Industrial, Extended)



EXTERNAL CLOCK TIMING REQUIREMENTS TABLE 15-1:

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC		37	kHz	LP Oscillator mode
			DC	_	4	MHz	XT Oscillator mode
			DC	_	20	MHz	HS Oscillator mode
			DC	_	20	MHz	EC Oscillator mode
		Oscillator Frequency ⁽¹⁾	5		37	kHz	LP Oscillator mode
			—	_	—	MHz	HFINTOSC Oscillator mode
			DC	_	4	MHz	RC Oscillator mode
			0.1	—	4	MHz	XT Oscillator mode
			1	—	20	MHz	HS Oscillator mode
1	Tosc	External CLKIN Period ⁽¹⁾	27	_	_	μs	LP Oscillator mode
			50	—	—	ns	HS Oscillator mode
			50	—	—	ns	EC Oscillator mode
			250	—	—	ns	XT Oscillator mode
		Oscillator Period ⁽¹⁾	27		200	μs	LP Oscillator mode
			—	125	—	ns	INTOSC Oscillator mode
			250	—	—	ns	RC Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
			50	_	1,000	ns	HS Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	200	TCY	DC	ns	Tcy = 4/Fosc
3	TosL,	External CLKIN (OSC1) High	2*	—	_	μs	LP oscillator, Tosc L/H duty cycle
	TosH	External CLKIN Low	20*	—	—	ns	HS oscillator, Tosc L/H duty cycle
			100*	—	—	ns	XT oscillator, Tosc L/H duty cycle
4	TosR,	External CLKIN Rise	—	_	50*	ns	LP oscillator
	TosF	External CLKIN Fall	—	—	25*	ns	XT oscillator
			—	—	15*	ns	HS oscillator

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Max	Units	Conditions
F10	Fosc	Internal Calibrated	±1%	_	8.00	TBD	MHz	VDD and Temperature (TBD)
		INTOSC Frequency ⁽¹⁾ HFINTOSC	±2%	—	8.00	TBD		$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			±5%	_	8.00	TBD	MHz	2.0V ≤ VDD ≤ 5.5V -40°C ≤ TA ≤ +85°C (Ind.) -40°C ≤ TA ≤ +125°C (Ext.)
F14	TIOSCST	Oscillator Wake-up from	—	_	TBD	TBD	μs	VDD = 2.0V, -40°C to +85°C
		Sleep Start-up Time*	—	_	TBD	TBD	μs	VDD = 3.0V, -40°C to +85°C
			—	—	TBD	TBD	μs	$VDD = 5.0V, -40^{\circ}C \text{ to } +85^{\circ}C$

TABLE 15-2: PRECISION INTERNAL OSCILLATOR PARAMETERS

Legend: TBD = To Be Determined

- * These parameters are characterized but not tested.
- † Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.




FIGURE 15-5:	CLKOUT AN	D I/O TIMING

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
10	TosH2ckL	OSC1 [↑] to CLKOUT↓	_	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 [↑] to CLKOUT [↑]		75	200	ns	(Note 1)
12	ТскR	CLKOUT Rise Time		35	100	ns	(Note 1)
13	ТскF	CLKOUT Fall Time		35	100	ns	(Note 1)
14	TckL2IoV	CLKOUT↓ to Port Out Valid		—	20	ns	(Note 1)
15	ТюV2скН	Port In Valid before CLKOUT [↑]	Tosc + 200 ns	—	_	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKOUT1	0	—		ns	(Note 1)
17	TosH2IoV	OSC1 [↑] (Q1 cycle) to Port Out Valid		50	150*	ns	
				—	300	ns	
18	TosH2ıol	OSC1 [↑] (Q2 cycle) to Port Input Invalid (I/O in hold time)	100	—		ns	
19	TioV2osH	Port Input Valid to OSC1↑ (I/O in setup time)	0	—		ns	
20	TIOR	Port Output Rise Time		10	40	ns	
21	TIOF	Port Output Fall Time		10	40	ns	
22	TINP	INT pin High or Low Time	25	—	_	ns	
23	Trbp	PORTA Change INT High or Low Time	Тсү	—		ns	

CLKOUT AND I/O TIMING REQUIREMENTS TABLE 15-3:

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 15-7: BROWN-OUT DETECT TIMING AND CHARACTERISTICS




TABLE 15-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT DETECT REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 11	— 18	 24	μs ms	VDD = 5.0V, -40°C to +85°C Extended temperature
31	Twdt	Watchdog Timer Time-out Period (no prescaler)	10 10	17 17	25 30	ms ms	$VDD = 5.0V, -40^{\circ}C \text{ to } +85^{\circ}C$ Extended temperature
32	Tost	Oscillation Start-up Timer Period		1024 Tosc		—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28* TBD	64 TBD	132* TBD	ms ms	VDD = 5.0V, -40°C to +85°C Extended Temperature
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset		—	2.0	μs	
35	Vbod	Brown-out Detect Voltage	2.025		2.175	V	
36	TBOD	Brown-out Detect Pulse Width	100*	_	_	μs	$VDD \le VBOD (D005)$

Legend: TBD = To Be Determined

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC12F635/PIC16F636/639

FIGURE 15-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 15-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	T⊤0H	T0CKI High Pulse	e Width	No Prescaler	0.5 TCY + 20	_	_	ns	
				With Prescaler	10	_	_	ns	
41*	T⊤0L	T0CKI Low Pulse	Width	No Prescaler	0.5 TCY + 20	_	_	ns	
			With Prescaler		10	_	_	ns	
42*	Тт0Р	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (2, 4,, 256)
45* 7	T⊤1H	H T1CKI High Time	Synchronous, No Prescaler		0.5 TCY + 20	—	_	ns	
			Synchronous, with Prescaler		15	_	_	ns	
			Asynchronous		30		_	ns	
46*	T⊤1L	T1CKI Low Time	Synchronous, No Prescaler Synchronous, with Prescaler		0.5 TCY + 20		_	ns	
					15		_	ns	
			Asynchronous		30		_	ns	
47*	Tt1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—		ns	
48	FT1	Timer1 Oscillator (oscillator enable			DC	—	200*	kHz	
49	TCKEZTMR1	Delay from Exterr increment	nal Clock Edge to Timer		2 Tosc*		7 Tosc*	—	

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 15-6: COMPARATOR SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$

Sym	Characteristics	Min	Тур	Max	Units	Comments				
Vos	Input Offset Voltage	—	±5.0	±10	mV					
Vсм	Input Common Mode Voltage	0	—	Vdd - 1.5	V					
CMRR	Common Mode Rejection Ratio	+55*	—	—	db					
Trt	Response Time ⁽¹⁾	—	150	400*	ns					
Тмс2coV	Comparator Mode Change to Output Valid	—	—	10*	μs					

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD - 1.5V.

TABLE 15-7: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$

Sym.	Characteristics	Min	Тур	Max	Units	Comments
	Resolution		Vdd/24*		LSb	Low range (VRR = 1)
		—	VDD/32	—	LSb	High range (VRR = 0)
	Absolute Accuracy	_	—	±1/4*	LSb	Low range (VRR = 1)
		—	—	±1/2*	LSb	High range (VRR = 0)
	Unit Resistor Value (R)	_	2K*	_	Ω	
	Settling Time ⁽¹⁾	_	—	10*	μs	

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

15.11 AC Characteristics: Analog Front-End for PIC16F639 (industrial, extended)

AC CHA				perating age emperatu nput quency nnected t	re	s (unless otherwise stated) 2.0V ≤ VDD ≤ 3.6V -40°C ≤ TAMB ≤ +85°C for industrial -40°C ≤ TAMB ≤ +125°C for extended Sinusoidal 300 mVPP 125 kHz		
Param No.	Sym.	Characteristic	Min	Тур†	Мах	Units	Conditions	
	VSENSE	LC Input Sensitivity	1	3.0	6	mVpp	VDD = 3.0V Output enable filter disabled AGCSIG = 0; MODMIN = 00 (50% modulation depth setting) Input = Continuous Wave (CW) Output = Logic level transition from low-to- high at sensitivity level for CW input.	
	Vde_Q	Coil de-Q'ing Voltage - RF Limiter (RFLM) must be active	3	-	5	V	VDD = 3.0V, Force IIN = 5 μ A	
	Rflm	RF Limiter Turn-on Resistance (LCX, LCY, LCZ)	-	-	700	Ohm	VDD = 2.0V, VIN = 8 VDC	
	Sadj	Sensitivity Reduction		0 -30		dB dB	VDD = 3.0V No sensitivity reduction selected Max reduction selected Monotonic increment in attenuation value from setting = 0000 to 1111 by design	
	VIN_MOD	Minimum Modulation Depth 75% ± 12% 50% ± 12% 25% ± 12% 12% ± 12%	63 38 13 0	75 50 25 12	87 62 37 24	% % %	VDD = 3.0V	
	Стинх	LCX Tuning Capacitor	_	0	_	pF	VDD = 3.0V, Config. Reg. 1, bits <6:1> Setting = 000000	
			44.1	63	81.9	pF	63 pF +/- 30% Config. Reg. 1, bits <6:1> Setting = 111111 63 steps, 1 pF/step Monotonic increment in capacitor value from setting = 000000 to 111111 by design	
	CTUNY	LCY Tuning Capacitor	_	0	_	pF	VDD = 3.0V, Config. Reg. 2, bits <6:1> Setting = 000000	
			44.1	63	81.9	pF	63 pF +/- 30% Config. Reg. 2, bits <6:1> Setting = 111111 63 steps, 1 pF/step Monotonic increment in capacitor value from setting = 000000 to 111111 by design	
	FCARRIER	Carrier frequency		125	_	kHz	Characterized at bench.	
	FMOD	Input modulation frequency	_		4	kHz	Input data rate, characterized at bench.	

Parameter is characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Required output enable filter high time must account for input path analog delays = **TOEH** - TDR + TDF Required output enable filter low time must account for input path analog delays (= **TOEL** + TDR - TDF)

Note 1:

2:

*

AC CH				Standard Operating Condition: Supply Voltage Operating temperature LC Signal Input Carrier Frequency LCCOM connected to Vss			The function of the stated state of the sta		
Param No.	Sym.	Characteristic	Min	Тур†	Max	Units	Conditions		
	CTUNZ	LCZ Tuning Capacitor	_	0		pF	VDD = 3.0V, Config. Reg. 3, bits<6:1> Setting = 000000		
			44.1	63	81.9	pF	63 pF +/- 30% Config. Reg. 3, bits<6:1> Setting = 111111 63 steps, 1 pF/step Monotonic increment in capacitor value from setting = 000000 to 111111 by design		
	C_Q Q of Trimming Capacitors		50*	—	—	pF	Characterized at bench test		
	Tdr	Demodulator Charge Time (delay time of demodulated output to rise)	—	50	—	μs	VDD = 3.0V MOD depth setting = 50% Input conditions: Amplitude = 300 mVPP Modulation depth = 80%		
	Tdf	Demodulator Discharge Time (delay time of demodulated output to fall)	_	50	_	μs	VDD = 3.0V MOD depth setting = 50% Input conditions: Amplitude = 300 mVPP Modulation depth = 80%		
	TlfdataR	Rise time of LFDATA	_	0.5	—	μs	VDD = 3.0V Time is measured from 10% to 90% of amplitude		
	TlfdataF	Fall time of LFDATA	_	0.5	—	μs	VDD = 3.0V Time is measured from 10% to 90% of amplitude		
	TAGC	AGC stabilization time	_	3.5*	_	ms	Time required for AGC stabilization		
	TPAGC	High time after AGC settling time	_	62.5	_	μs	Equivalent to two Internal clock cycle (Fosc)		
	Тѕтав	AGC stabilization time plus high time (after AGC settling time) (TAGC + TPAGC)	4	_	—	ms	AGC stabilization time		
	TGAP	Gap time after AGC settling time	200	—	_	μs	Typically 1 Te		
	Trdy	Time from exiting Sleep or POR to being ready to receive signal		_	50*	ms			
	TPRES	Minimum time AGC level must be held after receiving AGC Preserve command	5*	_	—	ms	AGC level must not change more than 10% during TPRES.		
	Fosc	Internal RC oscillator frequency (±10%)	28.8	32	35.2	kHz	Internal clock trimmed at 32 kHz during test		
	TINACT	Inactivity timer time-out	14.4	16	17.6	ms	512 cycles of RC oscillator @ Fosc		
	TALARM	Alarm timer time-out	28.8	32	35.2	ms	1024 cycles of RC oscillator @ Fosc		
	RLC	LC Pin Input Impedance LCX, LCY, LCZ	_	1*	_	MOhm	Device in Standby mode		

AC Characteristics: Analog Front-End for PIC16F639 (industrial, extended) (Continued) 15.11

Parameter is characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Required output enable filter high time must account for input path analog delays = **TOEH** - **TDE** + **TDE** Required output enable filter low time must account for input path analog delays (= **TOEL** + TDR - TDF) Note 1: 2:

15.11 AC Characteristics: Analog Front-End for PIC16F639 (industrial, extended) (Continued)

			Supply Volta Operating te LC Signal In Carrier Freq	Standard Operating Conditions (unless otherwise stated) Supply Voltage $2.0V \le VDD \le 3.6V$ Operating temperature $-40^\circ C \le TAMB \le +85^\circ C$ for industrial $-40^\circ C \le TAMB \le +125^\circ C$ for extended LC Signal Input Sinusoidal 300 mVPP Carrier Frequency 125 kHz LCCOM connected to Vss Vss					
Param S No.	Sym.	Characteristic	Min	Тур†	Мах	Units	Conditions		
	TE	Time element of pulse	200		—	μs			
	Тоен	Minimum output enable filter high time OEH (Bits Config0<7:6>) 01 = 1 ms 10 = 2 ms 11 = 4 ms 00 = Filter Disabled	32 (~1ms) 64 (~2ms) 128 (~ms) —		 	clock count	RC oscillator = Fosc Viewed from the pin input: (Note 1)		
	TOEL	Minimum output enable filter low time OEL (Bits Config0<5:4>) 00 = 1 ms 01 = 1 ms 10 = 2 ms 11 = 4 ms	32 (~1ms) 32 (~1ms) 64 (~2ms) 128 (~4ms)		 	clock count	RC oscillator = Fosc Viewed from the pin input: (Note 2)		
	Тоет	Maximum output enable filter period OEH OEL TOEH TOEL 01 00 = 1 ms 1 ms 01 01 = 1 ms 1 ms 01 01 = 1 ms 1 ms 01 10 = 1 ms 2 ms 01 11 = 1 ms 4 ms 10 00 = 2 ms 1 ms 10 01 = 2 ms 1 ms 10 11 = 2 ms 1 ms 10 11 = 2 ms 1 ms 11 01 = 4 ms 1 ms 11 01 = 4 ms 4 ms 00 XX = Filter Disabled		 	96 (~3ms) 96 (~3ms) 128 (~4ms) 192 (~6ms) 128 (~4ms) 160 (~5ms) 250 (~8ms) 192 (~6ms) 192 (~6ms) 320 (~10ms) —	clock count	RC oscillator = Fosc LFDATA output appears as long as input signal level is greater than VSENSE.		
	IRSSI	RSSI current output	_	100	_	μΑ	VDD = $3.0V$, VIN = 0 to 4 VPP Linearly increases with input signal amplitude. Tested at VIN = 40 mVPP , 400 mVPP , and 4 VPP VIN = 40 mVPP		
				10 100		μΑ μΑ μΑ	VIN = 400 mVPP VIN = 400 mVPP VIN = 4 VPP		
IR	ssiLR	RSSI current linearity	_	TBD		μ/ (

Parameter is characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Required output enable filter high time must account for input path analog delays = **TOEH** - TDR + TDF Required output enable filter low time must account for input path analog delays (= **TOEL** + TDR - TDF)

Note 1:

2:

AC CHA	ARACTER	ISTICS	Standard Operating Conditions (unless otherwise stated)						
			Supply Voltage Operating temperature LC Signal Input Carrier Frequency LCCOM connected to Vss			$2.0V \le VDD \le 3.6V$ -40°C $\le TAMB \le +85°C$ for industrial -40°C $\le TAMB \le +125°C$ for extended Sinusoidal 300 mVPP 125 kHz			
Param	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
	FSCLK	SCLK Frequency	—	—	3	MHz			
	Tcssc	CS fall to first SCLK edge setup time	100	_		ns			
	Tsu	SDI setup time	30	_	-	ns			
	THD	SDI hold time	50	_	-	ns			
	Тні	SCLK high time	150	_		ns			
	Tlo	SCLK low time	150	_		ns			
	TDO	SDO setup time	—	—	150	ns			
	Tsccs	SCLK last edge to CS rise setup time	100	-	_	ns			
	Тсѕн	CS high time	500	—		ns			
	Tcs1	CS rise to SCLK edge setup time	50	—		ns			
	Tcs0	SCLK edge to \overline{CS} fall setup time	50	—		ns	SCLK edge when \overline{CS} is high		
	TSPIR	Rise time of SPI data (SPI Read command)	_	10	_	ns	VDD = 3.0V. Time is measured from 10% to 90% of amplitude		
	TSPIF	Fall time of SPI data (SPI Read command)	-	10	—	ns	VDD = 3.0V. Time is measured from 90% to 10% of amplitude		

15.12 SPI Timing: Analog Front-End (AFE) for PIC16F639

Parameter is characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Required output enable filter high time must account for input path analog delays = TOEH - TDR + TDF

2: Required output enable filter low time must account for input path analog delays (= TOEL + TDR - TDF)

NOTES:

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables are not available at this time.

© 2005 Microchip Technology Inc.

NOTES:

17.0 PACKAGING INFORMATION

17.1 Package Marking Information

8-Lead PDIP




8-Lead SOIC

🔿 🐼 NNN		XXXXXXXX XXXXYYWW O S NNN	
---------	--	---------------------------------	--

8-Lead DFN-S

XXXXXX
XXXXXX
YYWW

14-Lead PDIP



Example	
12F635/P	
017	
o 🐼 0510	


Example

12F635 /SN0510 ①	Í
------------------------	---

Example

PIC12F	
635/MF	
0510	
017	

Example




Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


© 2005 Microchip Technology Inc.

17.1 Package Marking Information (Continued)

14-Lead SOIC




14-Lead TSSOP



Example




Example



20-Lead SSOP




Example




17.2 Package Details

The following sections give the technical details of the packages.

8-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)





	Units		INCHES*		MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32	
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60	
Overall Length	D	.360	.373	.385	9.14	9.46	9.78	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


* Controlling Parameter § Significant Characteristic


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.


JEDEC Equivalent: MS-001 Drawing No. C04-018

8-Lead Plastic Small Outline (SN) - Narrow, 150 mil Body (SOIC)









	Units				MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter


§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S) – Saw Singulated



	Units	INCHES			MILLIMETERS*		
Dimension Lin	nits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050 BSC		1.27 BSC		
Overall Height	A	.033	.035	.037	0.85	0.90	0.95
Package Thickness	A2	.031	.035	.037	0.80	0.89	0.95
Standoff	A1	.000	.0004	.002	0.00	0.01	0.05
Base Thickness	A3	.007	.008	.009	0.17	0.20	0.23
Overall Length	E	.195	.197	.199	4.95	5.00	5.05
Exposed Pad Length	E2	.152	.157	.163	3.85	4.00	4.15
Overall Width	D	.234	.236	.238	5.95	6.00	6.05
Exposed Pad Width	D2	.089	.091	.093	2.25	2.30	2.35
Lead Width	В	.014	.016	.019	0.35	0.40	0.47
Lead Length	L	.024		.026	0.60		0.65

Notes:


JEDEC equivalent: MO-220

Drawing No. C04-122

Revised 11/3/03

PIC12F635/PIC16F636/639

14-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)



	Units		INCHES*			MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		14			14		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32	
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60	
Overall Length	D	.740	.750	.760	18.80	19.05	19.30	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


* Controlling Parameter § Significant Characteristic

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-005

14-Lead Plastic Small Outline (SL) - Narrow, 150 mil Body (SOIC)



	Units		INCHES*		MILLIMETERS		
Dime	nsion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.050			1.27	
Overall Height	А	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
* Controlling Decomptor							


* Controlling Parameter § Significant Characteristic

3 Olgrinioui

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-012 Drawing No. C04-065 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body (TSSOP)



	Units		INCHES		MILLIMETERS*		S*
Dimensior	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.026			0.65	
Overall Height	Α			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	E	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

JEDEC Equivalent: MO-153 Drawing No. C04-087

20-Lead Plastic Shrink Small Outline (SS) - 209 mil Body, 5.30 mm (SSOP)



	Units		INCHES			MILLIMETERS*		
Dimension Limi	ts	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		20		20			
Pitch	р		.026			0.65		
Overall Height	Α	-	-	.079	-	-	2.00	
Molded Package Thickness	A2	.065	.069	.073	1.65	1.75	1.85	
Standoff	A1	.002	-	-	0.05	-	-	
Overall Width	E	.291	.307	.323	7.40	7.80	8.20	
Molded Package Width	E1	.197	.209	.220	5.00	5.30	5.60	
Overall Length	D	.272	.283	.289	.295	7.20	7.50	
Foot Length	L	.022	.030	.037	0.55	0.75	0.95	
Lead Thickness	с	.004	-	.010	0.09	-	0.25	
Foot Angle	f	0°	4°	8°	0°	4°	8°	
Lead Width	В	.009	-	.015	0.22	-	0.38	

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150 Drawing No. C04-072

Revised 11/03/03

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

In addition, there is a Development Systems Information Line which lists the latest versions of Microchip's development systems software products. This line also provides information on how customers can receive currently available upgrade kits.

The Development Systems Information Line numbers are:

1-800-755-2345 – United States and most of Canada

1-480-792-7302 – Other International Locations

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	n: Name	
	Address	
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wou	Ild you like a reply?YN	
Dev	ice: PIC12F635/PIC16F636/639	Literature Number: DS41232B
Que	stions:	
1.	What are the best features of this do	ocument?
2.	How does this document meet your	hardware and software development needs?
3.	Do you find the organization of this of	document easy to follow? If not, why?
0.	bo you find the organization of this t	
4.	What additions to the document do	you think would enhance the structure and subject?
5.	What deletions from the document c	ould be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading	information (what and where)?
7.	How would you improve this docume	ant?
1.		

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

Revision B

Added PIC16F639 to the data sheet.

NOTES:

INDEX

Α
Absolute Maximum Ratings
AC Characteristics
Analog Front-End (AFE) for PIC16F639168
Industrial and Extended
Load Conditions161
AGC Settling
Analog Front-End
Configuration Registers
Summary Table105
Analog Front-End (AFE)79
A/D Data Conversion of RSSI Signal100
AFE Status Register Bit Condition 110
AGC 80, 81, 88
AGC Preserve
Battery Back-up and Batteryless Operation
Block Diagrams
Bidirectional PKE System Application
Example84
Functional82
LC Input Path83
Output Enable Filter Timing85
Output Enable Filter Timing (Detailed)
Carrier Clock Detector
Carrier Clock Output
Examples
Command Decoder/Controller
Configuration Registers
Data Slicer
Demodulator
De-Q'ing of Antenna Circuit
Error Detection
Fixed Gain Amplifiers
Input Sensitivity Control
LF Field Powering/Battery Back-up
Examples
LFDATA Output Selection
Case I
Case II
Low Current Modes
Operating
Sleep
Standby91
Modulation Circuit79
Modulation Depth89
Examples
Output Enable Filter
Configurable Smart
Output Enable Filter Timing (Table)
Power-on Reset93
RF Limiter79
RSSI
Output Path Diagram98
Power-up Sequence Diagram100
SPI Read Sequence Diagram102
SPI Write Sequence Diagram 101
RSSI Output Current vs. Input Signal Level
Example
Sensitivity Control
Soft Reset
SPI Interface Timing Diagram
Timers 80, 81

Alarm	81
Auto Channel Selection	80
Inactivity	81
Period	81
Preamble Counters	81
Pulse Width	81
RC Oscillator	80
Tuning Capacitor	79
Variable Attenuator	79
Analog Input Connection Considerations	62
Assembler	
MPASM Assembler 1	41

В

Block Diagrams	
Analog Input Model	62
Ceramic Resonator Operation	31
Clock Source	29
Comparator C1 Output	65
Comparator C2 Output	
Comparator I/O Operating Modes for PIC12F635	63
Comparator I/O Operating Modes for	
PIC16F636/639	64
Comparator Voltage Reference (CVREF)	
External Clock Mode	
Fail-Safe Clock Monitor (FSCM)	36
Functional (AFE)	
In-Circuit Serial Programming Connection	
Interrupt Logic	
On-Chip Reset Circuit	
PIC12F635 Device	
PIC16F636 Device	
PIC16F639 Device	7
Quartz Crystal Operation	31
RA0 Pin	
RA1 Pin	45
RA2 Pin	45
RA3 Pin	-
RA4 Pin	47
RA5 Pin	47
RC Mode	32
RC0 and RC1 Pins	49
RC2, RC3 and RC5 Pins	49
RC4 Pin	
RCIO Mode	
Recommended MCLR Circuit	
Timer1	
TMR0/WDT Prescaler	53
Watchdog Timer (WDT)	
Brown-out Detect (BOD)	
Associated Registers	
Specifications	

С

142
142
142
164
29
38
30
32
30

PIC12F635/PIC16F636/639

Oscillator Configuration29
Clock Switching
Fail-Safe Clock Monitor36
Two-Speed Clock Start-up35
Code Examples
Assigning Prescaler to Timer055
Assigning Prescaler to WDT55
Data EEPROM Read75
Data EEPROM Write75
Indirect Addressing27
Initializing PORTA
Initializing PORTC49
Saving Status and W Registers in RAM 124
Ultra Low-Power Wake-up Initialization
Write Verify75
Code Protection
Comparator Voltage Reference (CVREF)68
Accuracy/Error68
Configuring68
Specifications
Comparators61
C2OUT as T1 Gate58, 67
Configurations63
Effects of a Reset
Interrupts67
Operation62
Operation During Sleep69
Outputs67
Response Time 69
Specifications
Synchronizing C2OUT w/ Timer167
Computed GOTO
Configuration Bits112
CPU Features111
Customer Change Notification Service
Customer Notification Service
Customer Support

D

Data EEPROM Memory	
Associated Registers	76
Code Protection	73, 76
Endurance	
Protection Against Spurious Write	76
Using	
Data Memory	
DC and AC	
Characteristics Graphs and Tables	173
DC Characteristics	
Extended (PIC12F635/PIC16F636)	152
Extended (PIC16F639)	158
Industrial (PIC12F635/PIC16F636)	150
Industrial (PIC16F639)	157
Industrial/Extended (PIC12F635/PIC16F636)	149, 154
Industrial/Extended (PIC16F639)	156, 159
Demonstration Boards	
PICDEM 1	144
PICDEM 17	
PICDEM 18R	145
PICDEM 2 Plus	144
PICDEM 3	144
PICDEM 4	144
PICDEM LIN	145
PICDEM USB	145
PICDEM.net Internet/Ethernet	
Development Support	

Device Overview	5
E	
EECON1 (EEPROM Control 1) Register	
EECON2 (EEPROM Control 2) Register EEPROM Data Memory	74
Reading	75
Write Verify	
Writing	
Electrical Specifications 1	47
Errata	
Evaluation and Programming Tools1	45
External Clock Timing Requirements 1	
F	
Fail-Safe Clock Monitor	36
Fail-Safe Condition Clearing	37
Reset and Wake-up from Sleep	
Firmware Instructions 1	

G

General Pur	rnose Register	(GPR)	File	12
General i ui	pose negisiei			12

I

ID Locations	128
In-Circuit Debugger	129
In-Circuit Serial Programming (ICSP)	129
Indirect Addressing, INDF and FSR Registers	27
Instruction Format	131
Instruction Set	131
ADDLW	133
ADDWF	133
ANDLW	133
ANDWF	
BCF	
BSF	
BTFSC	
BTFSS	
CALL	134
CLRF	-
CLRW	-
CLRWDT	
COMF	-
DECF	-
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	
IORWF	
MOVF	
MOVLW	
MOVWF	
NOP	
RETFIE	-
RETLW	-
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SWAPF	
XORLW	
XORWF	
Summary Table	132

Internal Oscillator Block	
INTOSC Specifications	163
Internet Address	185
Interrupts	121
Associated Registers	123
Comparators	67
Context Saving	124
Data EEPROM Memory Write	74
Interrupt-on-change	42
PORTA Interrupt-on-change	122
RA2/INT	121
TMR0	122
INTOSC Specifications	163

Κ

KEELOQ	77
L	

Load Conditions

Μ

MCLR
Internal 114
Memory Organization11
Data 11
Data EEPROM Memory73
Program11
Microchip Internet Web Site
MPLAB ASM30 Assembler, Linker, Librarian
MPLAB ICD 2 In-Circuit Debugger
MPLAB ICE 2000 High-Performance Universal
In-Circuit Emulator143
MPLAB ICE 4000 High-Performance Universal
In-Circuit Emulator 143
MPLAB Integrated Development Environment Software 141
MPLAB PM3 Device Programmer143
MPLINK Object Linker/MPLIB Object Librarian

0

Opcode Field Descriptions	
Oscillator Start-up Timer (OST)	
Specifications	

Ρ

-	
Packaging	175
Details	
Marking	175
PCL and PCLATH	
Computed GOTO	
Stack	
PICkit 1 Flash Starter Kit	
PICSTART Plus Development Programmer	
Pin Diagrams	2
Pinout Descriptions	
PIC12F635	8
PIC16F636	9
PIC16F639	
PORTA	
Additional Pin Functions	
Interrupt-on-change	
Ultra Low-Power Wake-up	
Weak Pull-down	
Weak Pull-up	
Associated Registers	
Pin Descriptions and Diagrams	
RA0/C1IN+/ICSPDAT/ULPWU Pin	

RA1/C1IN-/Vref/ICSPCLK Pin 4	15
RA2/T0CKI/INT/C1OUT Pin 4	15
RA3/MCLR/VPP PIN	
RA4/T1G/OSC2/CLKOUT Pin 4	17
RA5/T1CKI/OSC1/CLKIN Pin4	17
PORTC 4	19
Associated Registers 5	51
RC0/C2IN+ Pin 4	19
RC2 Pin 4	19
RC3 Pin 4	19
RC4/C2OUT Pin 5	50
Power Control (PCON) Register 11	6
Power-Down Mode (Sleep) 12	27
Power-on Reset 11	4
Power-up Timer (PWRT)	
Specifications 16	
Precision Internal Oscillator Parameters 16	33
Prescaler	
Shared WDT/Timer05	55
Switching Prescaler Assignment 5	55
PRO MATE II Universal Device Programmer 14	13
Product Identification 19	93
Program Memory 1	1
Program Memory Map and Stack	
PIC12F635 1	1
PIC16F636/639 1	1
Programmable Low-Voltage Detect (PLVD) Module	1
Programming, Device Instructions	31

R

Reader Response	186
Read-Modify-Write Operations	131
Registers	
Analog Front-End (AFE)	
AFE Status Register 7	109
Column Parity Register 6	108
Configuration Register 0	
Configuration Register 1	
Configuration Register 2	
Configuration Register 3	
Configuration Register 4	
Configuration Register 5	108
CMCON0 (Comparator Control 0)	
CMCON1 (Comparator Control 1)	
CONFIG (Configuration Word)	
EEADR (EEPROM Address)	
EECON1 (EEPROM Control 1)	
EEDAT (EEPROM Data)	
INTCON (Interrupt Control)	
IOCA (Interrupt-on-change PORTA)	
LVDCON (Low-Voltage Detect Control)	
OPTION_REG (Option)	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIR1 (Peripheral Interrupt Request 1)	
PORTA	
PORTC	51
Reset Values	
Reset Values (Special Registers)	120
Status	
T1CON (Timer1 Control)	59
TRISA (PORTA Tri-State)	
TRISC (PORTC Tri-State)	
VRCON (Voltage Reference Control)	69

PIC12F635/PIC16F636/639

WDA (Weak Pull-up/Pull-down PORTA)	
WDTCON (Watchdog Timer Control)	
WPUDA (Weak Pull-up/Pull-down Direction PC	
Reset	
Revision History	

S

5	
Software Simulator (MPLAB SIM)	142
Software Simulator (MPLAB SIM30)	142
Special Function Registers (SFR)	12
Maps	
PIC12F635	13
PIC16F636/639	14
Summary	
PIC12F635, Bank 0	15
PIC12F635, Bank 1	16
PIC12F635/PIC16F636/639, Bank 2	19
PIC16F636/639, Bank 0	17
PIC16F636/639, Bank 1	18
SPI Timing	
Analog Front-End (AFE) for PIC16F639	171
Status Register	
IRP Bit	20
RP Bits	

т

Time-out Sequence	116
Timer0	
Associated Registers	55
Interrupt	53
Operation	
тоски	
Using with External Clock	54
Timer0 and Timer1	
External Clock Requirements	166
Timer1	
Associated Registers	
Asynchronous Counter Mode	60
Reading and Writing	
Interrupt	
Modes of Operations	
Operation During Sleep	
Oscillator	
Prescaler	
Timer1 Gate	
Inverting Gate	58
Selecting Source	
Synchronizing C2OUT w/ Timer1	
TMR1H Register	
TMR1L Register	
Timing Diagrams	
Brown-out Detect (BOD)	165
Brown-out Detect Situations	
CLKOUT and I/O	163
External Clock	162
Fail-Safe Clock Monitor (FSCM)	
INT Pin Interrupt	
Reset, Watchdog Timer, Oscillator Start-up Time	
Power-up Timer	
Single Comparator	
Time-out Sequence on Power-up (Delayed MCLR	
Time-out Sequence on Power-up (MCLR with VD	
Timer0 and Timer1 External Clock	
Timer1 Incrementing Edge	
Two-Speed Start-up	
Wake-up from Sleep through Interrupt	

Timing Parameter Symbology	161
TRISA	39
Two-Speed Clock Start-up Mode	35

U

V

Voltage Reference. See Comparator Voltage Reference (CVREF).

W

Wake-up from Sleep	127
Wake-up Reset (WUR)	114
Wake-up using Interrupts	127
Watchdog Timer (WDT)	125
Associated Registers	126
Control	125
Oscillator	125
Specifications	165
WWW Address	185
WWW, On-Line Support	3

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

emperature Package Pattern Range	a)	PIC12F635-E/P 301 = Extended Temp., PDIP
	b)	Pict2F635-2/F 301 = Extended Temp., PDF package, 20 MHz, QTP pattern #301 PIC12F635-I/S = Industrial Temp., SOIC package, 20 MHz
PIC12F635: Standard VDD range PIC12F635T: (Tape and Reel)		
PIC16F636: Standard VDD range PIC16F636T: (Tape and Reel)		
PIC16F639: Standard VDD range PIC16F639T: (Tape and Reel)		
$I = -40^{\circ}C \text{ to } +85^{\circ}C$ $E = -40^{\circ}C \text{ to } +125^{\circ}C$		
MF = DFN-S (6x5 mm, 8-pin) P = PDIP (300 mil) SN = SOIC (Gull wing, 150 mil body, 8-pin) SL = SOIC (Gull wing, 150 mil body, 14-pin) SS = SSOP (209 mil, 20-pin) ST = TSSOP (4.4 mm, 14-pin)		
3-Digit Pattern Code for QTP (blank otherwise)		
	PIC12F635T: (Tape and Reel) PIC16F636: Standard VDD range PIC16F636T: (Tape and Reel) PIC16F639: Standard VDD range PIC16F639T: (Tape and Reel) I = -40° C to $+85^{\circ}$ C E = -40° C to $+125^{\circ}$ C MF = DFN-S (6x5 mm, 8-pin) P = PDIP (300 mil) SN = SOIC (Gull wing, 150 mil body, 8-pin) SL = SOIC (Gull wing, 150 mil body, 14-pin) SS = SSOP (209 mil, 20-pin) ST = TSSOP (4.4 mm, 14-pin)	PIC12F635T: (Tape and Reel) PIC16F636: Standard VDD range PIC16F636T: (Tape and Reel) PIC16F639: Standard VDD range PIC16F639T: (Tape and Reel) I = -40° C to $+85^{\circ}$ C E = -40° C to $+125^{\circ}$ C MF = DFN-S (6x5 mm, 8-pin) P = PDIP (300 mil) SN = SOIC (Gull wing, 150 mil body, 8-pin) SL = SOIC (Gull wing, 150 mil body, 14-pin) SS = SSOP (209 mil, 20-pin) ST = TSSOP (4.4 mm, 14-pin)



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http:\\support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao Tel: 86-532-502-7355 Fax: 86-532-502-7205 ASIA/PACIFIC

India - Bangalore Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

Japan - Kanagawa Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu Tel: 886-3-572-9526 Fax: 886-3-572-6459

EUROPE

Austria - Weis Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark - Ballerup Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Ismaning Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

England - Berkshire Tel: 44-118-921-5869 Fax: 44-118-921-5820

10/20/04

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

<u>PIC16F636T-I/SL</u> <u>PIC16F636T-I/ST</u> <u>PIC16F636-I/ST</u> <u>PIC16F636-I/SL</u> <u>PIC16F636-E/P</u> <u>PIC16F636-I/P</u> <u>PIC16F636-E/SL</u>