

# PIC16F91X Data Sheet

28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **PIC16F91X**

### 28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

### High-Performance RISC CPU:

- Only 35 instructions to learn:
  - All single-cycle instructions except branches
- Operating speed:
  - DC 20 MHz oscillator/clock input
  - DC 200 ns instruction cycle
- Program Memory Read (PMR) capability
- · Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes

### **Special Microcontroller Features:**

- Precision Internal Oscillator:
  - Factory calibrated to ±1%
  - Software selectable frequency range of 8 MHz to 32 kHz
  - Software tunable
  - Two-Speed Start-up mode
  - Crystal fail detect for critical applications
  - Clock mode switching during operation for power savings
- Power-saving Sleep mode
- Wide operating voltage range (2.0V-5.5V)
- · Industrial and Extended temperature range
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with software control option
- Enhanced Low-Current Watchdog Timer (WDT) with on-chip oscillator (software selectable nominal 268 seconds with full prescaler) with software enable
- Multiplexed Master Clear with pull-up/input pin
- Programmable code protection
- High-Endurance Flash/EEPROM cell:
  - 100,000 write Flash endurance
  - 1,000,000 write EEPROM endurance
  - Flash/Data EEPROM retention: > 40 years

### Low-Power Features:

- Standby Current:
  - 1 nA @ 2.0V, typical
- Operating Current:
  - 8.5 μA @ 32 kHz, 2.0V, typical
  - 100 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current:
  - 1 μA @ 2.0V, typical


### **Peripheral Features:**

- Liquid Crystal Display module:
  - Up to 60 pixel drive capability on 28-pin devices
  - Up to 96 pixel drive capability on 40-pin devices
  - Four commons
- Up to 35 I/O pins and 1 input-only pin:
  - High-current source/sink for direct LED drive
  - Interrupt-on-pin change
  - Individually programmable weak pull-ups
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins
- Analog comparator module with:
  - Two analog comparators
  - Programmable on-chip voltage reference (CVREF) module (% of VDD)
  - Comparator inputs and outputs externally accessible
- A/D Converter:
  - 10-bit resolution and up to 8 channels
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Gate Input mode
  - Option to use OSC1 and OSC2 as Timer1 oscillator if INTOSCIO or LP mode is selected
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Addressable Universal Synchronous
   Asynchronous Receiver Transmitter (AUSART)
- Up to 2 Capture, Compare, PWM modules:
  - 16-bit Capture, max. resolution 12.5 ns
  - 16-bit Compare, max. resolution 200 ns
  - 10-bit PWM, max. frequency 20 kHz
- Synchronous Serial Port (SSP) with  $I^2C^{\intercal M}$


Device	Program Memory	Data M	-		10-bit A/D	LCD	<b>66</b> 0	Timers
	Flash (words)	SRAM (bytes)	EEPROM (bytes)	I/O	(ch)	(segment drivers)	CCP	8/16-bit
PIC16F913	4096	256	256	24	5	16	1	2/1
PIC16F914	4096	256	256	35	8	24	2	2/1
PIC16F916	8192	352	256	24	5	16	1	2/1
PIC16F917	8192	352	256	35	8	24	2	2/1

### Pin Diagrams - PIC16F914/917, 40-Pin


### 40-pin PDIP



### Pin Diagrams - PIC16F913/916, 28-Pin



### Pin Diagrams - PIC16F914/917, 44-Pin



### **Table of Contents**

1.0	Device Overview	7
2.0	Memory Organization	13
3.0	Clock Sources	31
4.0	I/O Ports	43
5.0	Timer0 Module	81
6.0	Timer1 Module With Gate Control	85
7.0	Timer2 Module	90
8.0	Comparator Module	93
9.0	Liquid Crystal Display (LCD) Driver Module	. 101
10.0	Programmable Low-Voltage Detect (PLVD) Module	. 125
11.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	. 127
12.0	Analog-to-Digital Converter (A/D) Module	
13.0	Data EEPROM and Flash Program Memory Control	. 153
14.0	SSP Module Overview	. 159
15.0	Capture/Compare/PWM Modules	. 177
16.0	Special Features of the CPU	. 185
17.0	Instruction Set Summary	. 205
18.0	Development Support	. 215
19.0	Electrical Specifications	. 221
20.0	DC and AC Characteristics Graphs and Tables	
21.0	Packaging Information	. 249
	ndix A: Data Sheet Revision History	
	ndix B: Migrating From Other PICmicro® Devices	
Appe	ndix C: Conversion Considerations	. 260
		-
	ie Support	
Syste	ms Information and Upgrade Hot Line	. 269
	er Response	
Produ	Jct Identification System	. 271

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**


Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:


### 1.0 DEVICE OVERVIEW

This document contains device specific information for the PIC16F91X. Additional information may be found in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023), downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F91X devices are covered by this data sheet. It is available in 28/40/44-pin packages. Figure 1-1 shows a block diagram of the PIC16F913/ 916 device and Table 1-1 shows the pinout description. Figure 1-2 shows a block diagram of the PIC16F914/ 917 device and Table 1-1 shows the pinout description.







### TABLE 1-1: PIC16F91X PINOUT DESCRIPTIONS

Name	Function	Input Type	Output Type	Description			
RA0/AN0/C1-/SEG12	RA0	TTL	CMOS	General purpose I/O.			
	AN0	AN	—	Analog input Channel 0/Comparator 1 input – negative			
	C1-	—	AN	Comparator 1 negative input.			
	SEG12	—	AN	LCD analog output.			
RA1/AN1/C2-/SEG7	RA1	TTL	CMOS	General purpose I/O.			
	AN1	AN	—	Analog input Channel 1/Comparator 2 input – negative			
	C2-	—	AN	Comparator 2 negative input.			
	SEG7	_	AN	LCD analog output.			
RA2/AN2/C2+/VREF-/COM2	RA2	TTL	CMOS	General purpose I/O.			
	AN2	AN	—	Analog input Channel 2/Comparator 2 input – positive.			
	C2+	—	AN	Comparator 2 positive input.			
	VREF-	AN	—	External Voltage Reference – negative.			
	COM2		AN	LCD analog output.			
RA3/AN3/C1+/VREF+/COM3 <sup>(1)</sup> /	RA3	TTL	CMOS	General purpose I/O.			
SEG15	AN3	AN	—	Analog input Channel 3/Comparator 1 input – positive.			
	C1+		AN	Comparator 1 positive input.			
	VREF+	AN	—	External Voltage Reference – positive.			
	COM3 <sup>(1)</sup>	_	AN	LCD analog output.			
	SEG15	—	AN	LCD analog output.			
RA4/C1OUT/T0CKI/SEG4	RA4	TTL	CMOS	General purpose I/O.			
	C10UT	—	CMOS	Comparator 1 output.			
	T0CKI	ST	_	Timer0 clock input.			
	SEG4	—	AN	LCD analog output.			
RA5/AN4/C2OUT/SS/SEG5	RA5	TTL	CMOS	General purpose I/O.			
	AN4	AN	—	Analog input Channel 4.			
	C2OUT	—	CMOS	Comparator 2 output.			
	SS	TTL	—	Slave select input.			
	SEG5	—	AN	LCD analog output.			
RA6/OSC2/CLKO/T1OSO	RA6	TTL	CMOS	General purpose I/O.			
	OSC2	—	XTAL	Crystal/Resonator.			
	CLKO	—	CMOS	Tosc/4 reference clock.			
	T1OSO	—	XTAL	Timer1 oscillator output.			
RA7/OSC1/CLKI/T1OSI	RA7	TTL	CMOS	General purpose I/O.			
	OSC1	XTAL	—	Crystal/Resonator.			
	CLKI	ST	—	Clock input.			
	T1OSI	XTAL	—	Timer1 oscillator input.			
RB0/INT/SEG0	RB0	TTL	CMOS	General purpose I/O. Individually enabled pull-up.			
	INT	ST		External interrupt pin.			
	SEG0		AN	LCD analog output.			
	RB1	TTL	CMOS	General purpose I/O. Individually enabled pull-up.			
RB1/SEG1							

Note 1: COM3 is available on RA3 for the PIC16F913/916 and on RD0 for the PIC16F914/917.

2: Pins available on PIC16F914/917 only.

TABLE 1-1:	PIC16F91X PINOUT DESCRIPTIONS	
IADLE I-I.	FICTOFETA FINOUT DESCRIPTIONS	(CONTINUED)

Name	Function	Input Type	Output Type	Description
RB2/SEG2	RB2	TTL	CMOS	General purpose I/O. Individually enabled pull-up.
	SEG2	—	AN	LCD analog output.
RB3/SEG3	RB3	TTL	CMOS	General purpose I/O. Individually enabled pull-up.
	SEG3	—	AN	LCD analog output.
RB4/COM0	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
	COM0		AN	LCD analog output.
RB5/COM1	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
	COM1	—	AN	LCD analog output.
RB6/ICSPCLK/ICDCK/SEG14	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
	ICSPCLK	ST	_	ICSP™ clock.
	ICDCK	ST		ICD clock I/O.
	SEG14	_	AN	LCD analog output.
RB7/ICSPDAT/ICDDAT/SEG13	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
	ICSPDAT	ST	CMOS	ICSP Data I/O.
	ICDDAT	ST	CMOS	ICD Data I/O.
	SEG13		AN	LCD analog output.
RC0/VLCD1	RC0	TTL	CMOS	General purpose I/O.
	VLCD1	AN		LCD analog input.
RC1/VLCD2	RC1	ST	CMOS	General purpose I/O.
	VLCD2	AN	—	LCD analog input.
RC2/VLCD3	RC2	ST	CMOS	General purpose I/O.
	VLCD3	AN	—	LCD analog input.
RC3/SEG6	RC3	ST	CMOS	General purpose I/O.
	SEG6		AN	LCD analog output.
RC4/T1G/SDO/SEG11	RC4	ST	CMOS	General purpose I/O.
	T1G	ST	—	Timer1 gate input.
	SDO		CMOS	Serial data output.
	SEG11	_	AN	LCD analog output.
RC5/T1CKI/CCP1/SEG10	RC5	ST	CMOS	General purpose I/O.
	T1CKI	ST		Timer1 clock input.
	CCP1	ST	CMOS	Capture 1 input/Compare 1 output/PWM 1 output.
	SEG10		AN	LCD analog output.
RC6/TX/CK/SCK/SCL/SEG9	RC6	ST	CMOS	General purpose I/O.
	ТХ		CMOS	USART asynchronous serial transmit.
	СК	ST	CMOS	USART synchronous serial clock.
	SCK	ST	CMOS	SPI™ clock.
	SCL	ST	CMOS	l <sup>2</sup> C <sup>™</sup> clock.
	SEG9		AN	LCD analog output.

**Note 1:** COM3 is available on RA3 for the PIC16F913/916 and on RD0 for the PIC16F914/917.

2: Pins available on PIC16F914/917 only.

#### PIC16F91X PINOUT DESCRIPTIONS (CONTINUED) **TABLE 1-1:**

Name	Function	Input Type	Output Type	Description
RC7/RX/DT/SDI/SDA/SEG8	RC7	ST	CMOS	General purpose I/O.
	RX	ST		USART asynchronous serial receive.
	DT	ST	CMOS	USART synchronous serial data.
	SDI	ST	CMOS	SPI™ data input.
	SDA	ST	CMOS	I <sup>2</sup> C™ data.
	SEG8	_	AN	LCD analog output.
RD0/COM3 <sup>(1, 2)</sup>	RD0	ST	CMOS	General purpose I/O.
	COM3	_	AN	LCD analog output.
RD1 <sup>(2)</sup>	RD1	ST	CMOS	General purpose I/O.
RD2/CCP2 <sup>(2)</sup>	RD2	ST	CMOS	General purpose I/O.
	CCP2	ST	CMOS	Capture 2 input/Compare 2 output/PWM 2 output.
RD3/SEG16 <sup>(2)</sup>	RD3	ST	CMOS	General purpose I/O.
	SEG16	_	AN	LCD analog output.
RD4/SEG17 <sup>(2)</sup>	RD4	ST	CMOS	General purpose I/O.
	SEG17	_	AN	LCD analog output.
RD5/SEG18 <sup>(2)</sup>	RD5	ST	CMOS	General purpose I/O.
	SEG18	_	AN	LCD analog output.
RD6/SEG19 <sup>(2)</sup>	RD6	ST	CMOS	General purpose I/O.
	SEG19	_	AN	LCD analog output.
RD7/SEG20 <sup>(2)</sup>	RD7	ST	CMOS	General purpose I/O.
	SEG20	_	AN	LCD analog output.
RE0/AN5/SEG21 <sup>(2)</sup>	RE0	ST	CMOS	General purpose I/O.
	AN5	AN	—	Analog input Channel 5.
	SEG21	_	AN	LCD analog output.
RE1/AN6/SEG22 <sup>(2)</sup>	RE1	ST	CMOS	General purpose I/O.
	AN6	AN	—	Analog input Channel 6.
	SEG22	_	AN	LCD analog output.
RE2/AN7/SEG23 <sup>(2)</sup>	RE2	ST	CMOS	General purpose I/O.
	AN7	AN	_	Analog input Channel 7.
	SEG23	_	AN	LCD analog output.
RE3/MCLR/Vpp	RE3	ST	_	Digital input only.
	MCLR	ST	—	Master Clear with internal pull-up.
	Vpp	ΗV	_	Programming voltage.
Vdd	Vdd	D	_	Power supply for microcontroller.
Vss	Vss	D		Ground reference for microcontroller.

HV = High Voltage

AN = Analog input or output CMOS = CMOS compatible input or output TTL = TTL compatible input ST = Schmitt Trigger input with CMOS let ST = Schmitt Trigger input with CMOS levels

XTAL = Crystal

Note 1: COM3 is available on RA3 for the PIC16F913/916 and on RD0 for the PIC16F914/917.


2: Pins available on PIC16F914/917 only.

### 2.0 MEMORY ORGANIZATION

### 2.1 Program Memory Organization


The PIC16F91X has a 13-bit program counter capable of addressing a 4k x 14 program memory space for the PIC16F913/914 (0000h-0FFFh) and an 8k x 14 program memory space for the PIC16F916/917 (0000h-1FFFh). Accessing a location above the memory boundaries for the PIC16F913 and PIC16F914 will cause a wrap around within the first 4k x 14 space. The Reset vector is at 0000h and the interrupt vector is at 0004h.

### FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F913/914



### FIGURE 2-2:

### PROGRAM MEMORY MAP AND STACK FOR THE PIC16F916/917



### 2.2 Data Memory Organization

The data memory is partitioned into multiple banks, which contain the General Purpose Registers (GPRs) and the Special Function Registers (SFRs). Bits RP0 and RP1 are bank select bits.

	RP0	RP1	(Status<6:5>)
=	00: -	→ Bank 0	)
=	01: -	→ Bank 1	

- = 10:  $\rightarrow$  Bank 2
- = 11:  $\rightarrow$  Bank 3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank are mirrored in another bank for code reduction and quicker access.

### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as  $256 \times 8$  in the PIC16F913/914 and  $352 \times 8$  in the PIC16F916/917. Each register is accessed either directly or indirectly through the File Select Register (FSR) (see Section 2.5 "Indirect Addressing, INDF and FSR Registers").

### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Tables 2-1, 2-2, 2-3 and 2-4). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

### FIGURE 2-3: PIC16F913/916 SPECIAL FUNCTION REGISTERS

	File		File		File		File
	Address		Address		Address		Addres
ndirect addr. (1)		Indirect addr. (1)	80h		100h	Indirect addr. (1)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	WDTCON	105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	LCDCON	107h		187h
	08h		88h	LCDPS	108h		188h
PORTE	09h	TRISE	89h	LVDCON	109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATL	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADRL	10Dh	EECON2 <sup>(1)</sup>	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh		18Fh
T1CON	10h	OSCTUNE	90h	LCDDATA0	110h		190h
TMR2	11h	ANSEL	91h	LCDDATA1	111h		
T2CON	12h	PR2	92h		112h		
SSPBUF	13h	SSPADD	93h	LCDDATA3	113h		
SSPCON	14h	SSPSTAT	94h	LCDDATA4	114h		
CCPR1L	15h	WPUB	95h		115h		
CCPR1H	16h	IOCB	96h	LCDDATA6	116h		
CCP1CON	17h	CMCON1	97h	LCDDATA7	117h		
RCSTA	18h	TXSTA	98h		118h		
TXREG	19h	SPBRG	99h	LCDDATA9	119h	General	
RCREG	1Ah		9Ah	LCDDATA10	11Ah	Purpose	
	1Bh		9Bh		11Bh	Register <sup>(2)</sup>	
	1Ch	CMCON0	9Ch	LCDSE0	11Ch	0	
	1Dh	VRCON	9Dh	LCDSE1	11Dh	96 Bytes	
ADRESH	1Eh	ADRESL	9Eh		11Eh		
ADCON0	1Fh	ADCON1	9Fh		11Fh		
	20h		A0h		120h		
		General		General			
General		Purpose		Purpose			
Purpose		Register		Register			
Register		80 Bytes		80 Bytes			
96 Bytes		UU Dytes	EFh	00 Dytes	16Fh		1EFh
		accesses	F0h	accesses	170h	accesses	1EFII 1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	170n 17Fh	70h-7Fh	1FFh
Bank 0		_		_	1/111		
Dank U		Bank1		Bank2		Bank3	

**Note 1:** Not a physical register.

2: On the PIC16F913, unimplemented data memory locations, read as '0'.

### FIGURE 2-4: PIC16F914/917 SPECIAL FUNCTION REGISTERS

	File		File		File		File
	Address		Address		Address		Addres
Indirect addr. (1)	00h	Indirect addr. (1)	80h	Indirect addr. (1)	100h	Indirect addr. (1)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	WDTCON	105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	LCDCON	107h		187h
PORTD	08h	TRISD	88h	LCDPS	108h		188h
PORTE	09h	TRISE	89h	LVDCON	109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATL	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADRL	10Dh	EECON2 <sup>(1)</sup>	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh		18Fh
T1CON	10h	OSCTUNE	90h	LCDDATA0	110h		190h
TMR2	11h	ANSEL	91h	LCDDATA1	111h		
T2CON	12h	PR2	92h	LCDDATA2	112h		
SSPBUF	13h	SSPADD	93h	LCDDATA3	113h		
SSPCON	14h	SSPSTAT	94h	LCDDATA4	114h		
CCPR2L	15h	WPUB	95h	LCDDATA5	115h		
CCPR2H	16h	IOCB	96h	LCDDATA6	116h		
CCP2CON	17h	CMCON1	97h	LCDDATA7	117h		
RCSTA	18h	TXSTA	98h	LCDDATA8	118h		
TXREG	19h	SPBRG	99h	LCDDATA9	119h	General	
RCREG	1Ah		9Ah	LCDDATA10	11Ah		
CCPR2L	1Bh		9Bh	LCDDATA11	11Bh	Purpose Register <sup>(2)</sup>	
CCPR2H	1Ch	CMCON0	9Ch	LCDSE0	11Ch	-	
CCPR2CON	1Dh	VRCON	9Dh	LCDSE1	11Dh	96 Bytes	
ADRESH	1Eh	ADRESL	9Eh	LCDSE2	11Eh		
ADCON0	1Fh	ADCON1	9Fh		11Fh		
	20h		A0h		120h		
		General		General			
General		Purpose		Purpose			
Purpose		Register		Register			
Register		00 Dutes		00 Dutes			
96 Bytes		80 Bytes	EFh	80 Bytes	16Fh		1EFh
00 29100			EFN F0h	00000000	16Fn 170h	00000000	1EFN 1F0h
	7Fh	accesses 70h-7Fh	FUN	accesses 70h-7Fh	170n 17Fh	accesses 70h-7Fh	1F0n 1FFh
Bank 0	1/511	Bank1		Bank2		Bank3	1661

Unimplemented data memory locations, read as '0'.

**Note 1:** Not a physical register.

2: On the PIC16F914, unimplemented data memory locations, read as '0'.

TABLE 2-1:         PIC16F91X SPECIAL REGISTERS SUMMARY BANK 0											
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR Reset	Value on all other Resets <sup>(1)</sup>
Bank 0											
00h	INDF	Addressing	g this locatio	n uses conte	nts of FSR to	address dat	a memory (I	not a physica	I register)	xxxx xxxx	xxxx xxxx
01h	TMR0	Timer0 Mo	dule Registe		xxxx xxxx	uuuu uuuu					
02h	PCL	Program C	Counter's (PC		0000 0000	0000 0000					
03h	STATUS	IRP	RP1	С	0001 1xxx	000q quuu					
04h	FSR	Indirect Da	ata Memory A	Address Poin	iter					XXXX XXXX	uuuu uuuu
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX XXXX	uuuu uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	uuuu uuuu
08h	PORTD <sup>(2)</sup>	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX XXXX	uuuu uuuu
09h	PORTE	—	—	_	_	RE3	RE2 <sup>(2)</sup>	RE1 <sup>(2)</sup>	RE0 <sup>(2)</sup>	xxxx	uuuu
0Ah	PCLATH	—	—	_	Write Buffer	for upper 5	bits of Progr	am Counter		0 0000	0 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	OSFIF	C2IF	C1IF	LCDIF	_	LVDIF	—	CCP2IF	0000 -0-0	0000 -0-0
0Eh	TMR1L	Holding Re	egister for the	e Least Signi	ificant Byte of	the 16-bit TI	MR1			XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding Re	egister for the	e Most Signif	icant Byte of	the 16-bit TN	/IR1			xxxx xxxx	uuuu uuuu
10h	T1CON	T1GINV	T1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu
11h	TMR2	Timer2 Mo	dule Registe	er						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchrono	ous Serial Po	rt Receive B	uffer/Transmi	t Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/C	ompare/PWI	A Register 1	(LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/C	ompare/PWI	A Register 1	(MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tr	ansmit Data	Register	•		•	•	•	0000 0000	0000 0000
1Ah	RCREG	USART Re	eceive Data I	Register						0000 0000	0000 0000
1Bh <b>(2)</b>	CCPR2L	Capture/C	ompare/PWI	A Register 2	(LSB)					xxxx xxxx	uuuu uuuu
1Ch <sup>(2)</sup>	CCPR2H	Capture/C	ompare/PWI	A Register 2	(MSB)					xxxx xxxx	uuuu uuuu
1Dh <b>(2)</b>	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRESH	A/D Result	t Register Hi	gh Byte			•	•	•	xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADFM	VCFG1	VCFG0	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	0000 0000
Legend					• 	م المنامين				shaded = unim	

TABLE 2-1: PIC16F91X SPECIAL REGISTERS SUMMARY BANK 0

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: PIC16F914/917 only.

# **PIC16F91X**

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR Reset	Value on all other Resets <sup>(1)</sup>
Bank '	1										
80h	INDF	Addressing register)	g this locatio	on uses cont	tents of FSF	R to address	data memor	y (not a phy	sical	XXXX XXXX	xxxx xxxx
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program C	counter's (P	C) Least Sig	nificant Byt	е				0000 0000	0000 0000
83h	STATUS	IRP	RP1	С	0001 1xxx	000q quuu					
84h	FSR	Indirect Da	ta Memory	Address Po	inter					xxxx xxxx	uuuu uuuu
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
88h	TRISD <sup>(2)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	1111 1111
89h	TRISE	_	_	_	_	TRISE3(5)	TRISE2 <sup>(2)</sup>	TRISE1(2)	TRISE0 <sup>(2)</sup>	1111	1111
8Ah	PCLATH	_	_	_	Write Buffe	er for the upp	er 5 bits of t	he Program	Counter	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	OSFIE	C2IE	C1IE	LCDIE	_	LVDIE	_	CCP2IE	0000 -0-0	0000 -0-0
8Eh	PCON	_		_	SBOREN	_		POR	BOR	1qq	uuu
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS <sup>(4)</sup>	HTS	LTS	SCS	-110 q000	-110 x000
90h	OSCTUNE	_	_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
91h	ANSEL	ANS7 <sup>(3)</sup>	ANS6 <sup>(3)</sup>	ANS5 <sup>(3)</sup>	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
92h	PR2	Timer2 Pe	riod Registe	r						1111 1111	1111 1111
93h	SSPADD	Synchrono	us Serial Po	ort (I <sup>2</sup> C mod	e) Address	Register				0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
95h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
96h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	-	_	_	_	0000	0000
97h	CMCON1					_		T1GSS	C2SYNC	10	10
98h	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	SPBRG7	SPBRG6	SPBRG5	SPBRG4	SPBRG3	SPBRG2	SPBRG1	SPBRG0	0000 0000	0000 0000
9Ah	_	Unimpleme	ented							_	_
9Bh	—	Unimpleme	ented							_	_
9Ch	CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
9Dh	VRCON	VREN	—	VRR	—	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Eh	ADRESL	A/D Result	Register Lo	ow Byte						xxxx xxxx	uuuu uuuu
9Fh	ADCON1	_	ADCS2	ADCS1	ADCS0	_	_	_	_	-000	-000

#### PIC16E01X SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

Note 1:

2: PIC16F914/917 only.

PIC16F914/917 only, forced '0' on PIC16F913/916. 3:

The value of the OSTS bit is dependent on the value of the Configuration Word (CONFIG) of the device. See Section 3.0 "Clock 4: Sources".

5: Bit is read-only; TRISE = 1 always.

	.E 2-3: F	101013				S SUMM			1		
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR Reset	Value on all other Resets <sup>(1)</sup>
Bank	2										
100h	INDF	Addressing	this location	uses conte	nts of FSR to	address dat	a memory (n	ot a physica	l register)	xxxx xxxx	XXXX XXXX
101h	TMR0	Timer0 Mod	dule Registe	r						xxxx xxxx	uuuu uuuu
102h	PCL	Program Co	ounter's (PC	) Least Sign	ificant Byte					0000 0000	0000 0000
103h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
104h	FSR	Indirect Dat	Data Memory Address Pointer							xxxx xxxx	uuuu uuuu
105h	WDTCON	—	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	0 1000
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
107h	LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
108h	LCDPS	WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0	0000 0000	0000 0000
109h	LVDCON	_	_	IRVST	LVDEN	-	LVDL2	LVDL1	LVDL0	00 -100	00 -100
10Ah	PCLATH	_			Write Bu	ffer for the up	oper 5 bits of	the Program	o Counter	0 0000	0 0000
10Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
10Ch	EEDATL	EEDATL7	EEDATL6	EEDATL5	EEDATL4	EEDATL3	EEDATL2	EEDATL1	EEDATL0	0000 0000	0000 0000
10Dh	EEADRL	EEADRL7	EEADRL6	EEADRL5	EEADRL4	EEADRL3	EEADRL2	EEADRL1	EEADRL0	0000 0000	0000 0000
10Eh	EEDATH	_	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	00 0000	00 0000
10Fh	EEADRH	_	-		EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0	0 0000	0 0000
110h	LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	XXXX XXXX	uuuu uuuu
111h	LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	XXXX XXXX	uuuu uuuu
112h	LCDDATA2 <sup>(2)</sup>	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	XXXX XXXX	uuuu uuuu
113h	LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	XXXX XXXX	uuuu uuuu
114h	LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	XXXX XXXX	uuuu uuuu
115h	LCDDATA5 <sup>(2)</sup>	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	XXXX XXXX	uuuu uuuu
116h	LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	XXXX XXXX	uuuu uuuu
117h	LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	XXXX XXXX	uuuu uuuu
118h	LCDDATA8 <sup>(2)</sup>	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2	XXXX XXXX	uuuu uuuu
119h	LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	XXXX XXXX	uuuu uuuu
11Ah	LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	XXXX XXXX	uuuu uuuu
11Bh	LCDDATA11 <sup>(2)</sup>	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3	XXXX XXXX	uuuu uuuu
11Ch	LCDSE0 <sup>(3)</sup>	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	0000 0000	uuuu uuuu
11Dh	LCDSE1(3)	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000	uuuu uuuu
11Eh	LCDSE2 <sup>(2,3)</sup>	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	0000 0000	uuuu uuuu
11Fh	_	Unimpleme	ented							_	_

\_.....

Legend: Note

-- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: PIC16F914/917 only.

3: This register is only initialized by a POR or BOR reset and is unchanged by other Resets.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR Reset	Value on all other Resets <sup>(1)</sup>
Bank 3											
180h	INDF	Addressing register)	g this locatio	on uses con	tents of FSF	R to address	data memo	ory (not a ph	iysical	xxxx xxxx	xxxx xxxx
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h	PCL	Program C	ounter (PC)	) Least Sigr	nificant Byte					0000 0000	0000 0000
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
184h	FSR	Indirect Da	ta Memory	Address Po	ointer					xxxx xxxx	uuuu uuuu
185h	_	Unimplem	ented							_	_
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
187h	_	Unimplem	ented							_	_
188h	_	Unimplem	ented							_	_
189h	_	Unimplem	ented							_	_
18Ah	PCLATH	_	_	_	Write Buffe	er for the up	per 5 bits of	the Program	m Counter	0 0000	0 0000
18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
18Ch	EECON1	EEPGD	_	_	_	WRERR	WREN	WR	RD	0 x000	0 q000
18Dh	EECON2	EEPROM	PROM Control Register 2 (not a physical register)								

#### PIC16F91X SPECIAL FUNCTION REGISTERS SUMMARY BANK 3 **TABLE 2-4:**

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation. Legend:

Note 1:

#### 2.2.2.1 Status Register

The Status register, shown in Register 2-1, contains:

- · the arithmetic status of the ALU
- the Reset status
- · the bank select bits for data memory (SRAM)

The Status register can be the destination for any instruction, like any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{TO}$  and  $\overline{PD}$  bits are not writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the Status register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (see Section 17.0 "Instruction Set Summary").

Note 1: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

#### **REGISTER 2-1:** STATUS – STATUS REGISTER (ADDRESS: 03h, 83h, 103h OR 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7							bit 0		
bit 7	IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h-1FFh)									
		), 1 (00h-FFl								
bit 6-5	00 = Bank 01 = Bank 10 = Bank	<b>RP&lt;1:0&gt;</b> : Register Bank Select bits (used for direct addressing) 00 = Bank 0 (00h-7Fh) 01 = Bank 1 (80h-FFh) 10 = Bank 2 (100h-17Fh) 11 = Bank 3 (180h-1FFh)								
bit 4	•	ower-up, CL		ction or SLE	EP instruction					
	_	time-out oc	curred							
bit 3	PD: Power									
	•	ower-up or t cution of the	•		on					
bit 2	Z: Zero bit									
		sult of an ari sult of an ari			on is zero on is not zero					
bit 1	DC: Digit C	Carry/Borrow	bit (ADDWF	, ADDLW, SU	BLW, SUBWF ir	nstructions)	) <sup>(1)</sup>			
		v-out from th ry-out from t			e result occurr he result	ed				
bit 0	C: Carry/B	orrow bit (AI	DOWF, ADDL	W, SUBLW,	SUBWF instr	uctions)(1)				
	<ul> <li>C: Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)<sup>(1)</sup></li> <li>1 = A carry-out from the Most Significant bit of the result occurred</li> <li>0 = No carry-out from the Most Significant bit of the result occurred</li> </ul>									
	Note 1:	compleme	nt of the se	cond operar	d. A subtractiond. For rotate order bit of the	(RRF, RLF)	instructions	•		
	Legend:									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# PIC16F91X

### 2.2.2.2 Option Register

The Option register is a readable and writable register, which contains various control bits to configure:

- TMR0/WDT prescaler
- External RB0/INT interrupt
- TMR0
- Weak pull-ups on PORTB

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting PSA bit to '1' (OPTION\_REG<3>). See Section 5.4 "Prescaler".

### **REGISTER 2-2: OPTION\_REG – OPTION REGISTER (ADDRESS: 81h OR 181h)**

ER 2-2:	OPTION_	REG – OP	HON REG	ISTER (AL	DRESS: 81	IN OR 181	n)		
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	
	bit 7							bit 0	
bit 7	RBPU: PC	RTB Pull-up	Enable bit						
		B pull-ups ar B pull-ups ar		oy individual	port latch val	lues			
bit 6	INTEDG:	nterrupt Edg	e Select bit						
		pt on rising e pt on falling							
bit 5	TOCS: TM	R0 Clock Sc	ource Select	t bit					
	1 = Transition on RA4/C1OUT/T0CKI/SEG4 pin 0 = Internal instruction cycle clock (CLKO)								
bit 4	TOSE: TM	R0 Source E	dge Select	bit					
	<ul> <li>1 = Increment on high-to-low transition on RA4/C1OUT/T0CKI/SEG4 pin</li> <li>0 = Increment on low-to-high transition on RA4/C1OUT/T0CKI/SEG4 pin</li> </ul>								
bit 3	PSA: Pres	caler Assigr	ment bit						
	1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module								
bit 2-0	PS<2:0>:	Prescaler Ra	ate Select b	its					
	Bit	t Value T	MR0 Rate	WDT Rate	9				
		000 001 010 011	1 : 2 1 : 4 1 : 8 1 : 16	1 : 1 1 : 2 1 : 4 1 : 8					
		100 101 110	1:32 1:64 1:128	1 : 16 1 : 32 1 : 64					

111	1:256	1 : 128		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

.

### 2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTB change and external RB0/INT/SEG0 pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3:	INTCON – INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh, 8Bh, 10Bh OR
	18Bh)

R/W-0	R/W-x						
GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF
bit 7							bit 0

it 7	GIE: Global Interrupt Enable bit
	<ul><li>1 = Enables all unmasked interrupts</li><li>0 = Disables all interrupts</li></ul>
it 6	PEIE: Peripheral Interrupt Enable bit
	<ul><li>1 = Enables all unmasked peripheral interrupts</li><li>0 = Disables all peripheral interrupts</li></ul>
it 5	Tole: TMR0 Overflow Interrupt Enable bit
	<ul><li>1 = Enables the TMR0 interrupt</li><li>0 = Disables the TMR0 interrupt</li></ul>
it 4	INTE: RB0/INT/SEG0 External Interrupt Enable bit
	<ul><li>1 = Enables the RB0/INT/SEG0 external interrupt</li><li>0 = Disables the RB0/INT/SEF0 external interrupt</li></ul>
it 3	RBIE: PORTB Change Interrupt Enable bit <sup>(1)</sup>
	<ul><li>1 = Enables the PORTB change interrupt</li><li>0 = Disables the PORTB change interrupt</li></ul>
it 2	<b>T0IF:</b> TMR0 Overflow Interrupt Flag bit <sup>(2)</sup>
	<ul><li>1 = TMR0 register has overflowed (must be cleared in software)</li><li>0 = TMR0 register did not overflow</li></ul>
it 1	INTF: RB0/INT/SEG0 External Interrupt Flag bit
	<ul> <li>1 = The RB0/INT/SEG0 external interrupt occurred (must be cleared in software)</li> <li>0 = The RB0/INT/SEG0 external interrupt did not occur</li> </ul>
it 0	RBIF: PORTB Change Interrupt Flag bit
	<ul> <li>1 = When at least one of the PORTB &lt;5:0&gt; pins changed state (must be cleared in software)</li> <li>0 = None of the PORTB &lt;7:4&gt; pins have changed state</li> </ul>
	Note 1: IOCB register must also be enabled.
	<ol> <li>T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing T0IF bit.</li> </ol>

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## PIC16F91X

### 2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-1.

**Note:** Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

			-		``		,		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE		
bit 7							bit 0		
	•	ete Interrup	t Enable bit						
		atorrupt End	bla bit						
		nterrupt Ena							
RCIE: USA	RT Receive	e Interrupt E	nable bit						
1 = Enable	ed								
0 = Disable	ed								
		t Interrupt E	nable bit						
		Sorial Dart (	CCD) Interry	unt Enchla hit					
-			SSF) Interru	ipt Enable bit					
CCP1IE: C	CP1 Interru	pt Enable b	it						
1 = Enable	ed								
0 = Disable	ed								
		2 Match Inte	errupt Enable	e bit					
		ow Interrupt	Enchlo hit						
·									
Legend:									
R = Reada	ble bit	W = V	Vritable bit	U = Unimp	lemented l	bit, read as '	D'		
- n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is ur	nknown		
	EEIE bit 7 EEIE: EE V 1 = Enable 0 = Disabl ADIE: A/D 1 = Enable 0 = Disabl RCIE: USA 1 = Enable 0 = Disabl TXIE: USA 1 = Enable 0 = Disabl SSPIE: Syr 1 = Enable 0 = Disabl CCP1IE: C 1 = Enable 0 = Disabl TMR2IE: T 1 = Enable 0 = Disabl TMR1IE: T 1 = Enable 0 = Disabl	EEIEADIEbit 7EEIE: EE Write Compl1 = Enabled0 = DisabledADIE: A/D Converter In1 = Enabled0 = DisabledRCIE: USART Received1 = Enabled0 = DisabledTXIE: USART Transmit1 = Enabled0 = DisabledSSPIE: Synchronous S1 = Enabled0 = DisabledCCP1IE: CCP1 Interrut1 = Enabled0 = DisabledTMR2IE: TMR2 to PR21 = Enabled0 = DisabledTMR1IE: TMR1 Overflut1 = Enabled0 = Disabled	EEIEADIERCIEbit 7EEIE: EE Write Complete Interrup1 = Enabled0 = DisabledADIE: A/D Converter Interrupt Ena1 = Enabled0 = DisabledRCIE: USART Receive Interrupt E1 = Enabled0 = DisabledTXIE: USART Transmit Interrupt E1 = Enabled0 = DisabledSSPIE: Synchronous Serial Port (3)1 = Enabled0 = DisabledCCP1IE: CCP1 Interrupt Enable b1 = Enabled0 = DisabledTMR2IE: TMR2 to PR2 Match Inte1 = Enabled0 = DisabledTMR1IE: TMR1 Overflow Interrupt1 = Enabled0 = DisabledK = Readable bitW = W	EEIEADIERCIETXIEbit 7EEIE: EE Write Complete Interrupt Enable bit1 = Enabled0 = DisabledADIE: A/D Converter Interrupt Enable bit1 = Enabled0 = DisabledRCIE: USART Receive Interrupt Enable bit1 = Enabled0 = DisabledTXIE: USART Transmit Interrupt Enable bit1 = Enabled0 = DisabledSSPIE: Synchronous Serial Port (SSP) Interrupt1 = Enabled0 = DisabledCCP1IE: CCP1 Interrupt Enable bit1 = Enabled0 = DisabledTMR2IE: TMR2 to PR2 Match Interrupt Enable1 = Enabled0 = DisabledTMR1IE: TMR1 Overflow Interrupt Enable bit1 = Enabled0 = DisabledR = Readable bitW = Writable bit	EEIE       ADIE       RCIE       TXIE       SSPIE         bit 7         EEIE: EE Write Complete Interrupt Enable bit         1 = Enabled         0 = Disabled         ADIE: A/D Converter Interrupt Enable bit         1 = Enabled         0 = Disabled         RCIE: USART Receive Interrupt Enable bit         1 = Enabled         0 = Disabled         TXIE: USART Receive Interrupt Enable bit         1 = Enabled         0 = Disabled         SSPIE: Synchronous Serial Port (SSP) Interrupt Enable bit         1 = Enabled         0 = Disabled         SSPIE: Synchronous Serial Port (SSP) Interrupt Enable bit         1 = Enabled         0 = Disabled         CCP1IE: CCP1 Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR2IE: TMR2 to PR2 Match Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR1IE: TMR1 Overflow Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR1E: R = Readable bit       U = Unimp	EEIE       ADIE       RCIE       TXIE       SSPIE       CCP1IE         bit 7         EEIE: EE Write Complete Interrupt Enable bit         1 = Enabled         0 = Disabled         ADIE: A/D Converter Interrupt Enable bit         1 = Enabled         0 = Disabled         RCIE: USART Receive Interrupt Enable bit         1 = Enabled         0 = Disabled         TXIE: USART Receive Interrupt Enable bit         1 = Enabled         0 = Disabled         SSPIE: Synchronous Serial Port (SSP) Interrupt Enable bit         1 = Enabled         0 = Disabled         SSPIE: CCP1 Interrupt Enable bit         1 = Enabled         0 = Disabled         CCP1IE: CCP1 Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR2IE: TMR2 to PR2 Match Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR1IE: TMR1 Overflow Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR1E: TMR1 Overflow Interrupt Enable bit         1 = Enabled         0 = Disabled	EEIE       ADIE       RCIE       TXIE       SSPIE       CCP1IE       TMR2IE         bit 7         EEIE: EE Write Complete Interrupt Enable bit         1 = Enabled         0 = Disabled         ADIE: A/D Converter Interrupt Enable bit         1 = Enabled         0 = Disabled         RCIE: USART Receive Interrupt Enable bit         1 = Enabled         0 = Disabled         TXIE: USART Receive Interrupt Enable bit         1 = Enabled         0 = Disabled         SSPIE: USART Transmit Interrupt Enable bit         1 = Enabled         0 = Disabled         SSPIE: Synchronous Serial Port (SSP) Interrupt Enable bit         1 = Enabled         0 = Disabled         CCP1IE: CCP1 Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR2IE: TMR2 to PR2 Match Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR1IE: TMR1 Overflow Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR1IE: TMR1 Overflow Interrupt Enable bit         1 = Enabled         0 = Disabled         TMR2IE: TMR1 Overflow Interrupt Enable bit         1 = Enabled		

### 2.2.2.5 PIE2 Register

The PIE2 register contains the interrupt enable bits, as shown in Register 2-5.

- n = Value at POR

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

REGISTER 2-5:	PIE2 – PERIPHERAL INTERRUPT ENABLE REGISTER 2 (ADDRESS: 8Dh)
---------------	--

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0		
	OSFIE	C2IE	C1IE	LCDIE		LVDIE		CCP2IE		
	bit 7							bit 0		
bit 7		cillator Fail	Interrupt En	able bit						
	1 = Enable 0 = Disable									
bit 6	C2IE: Com	parator 2 In	terrupt Enal	ble bit						
		es Compara								
		es Compara								
bit 5		parator 1 In	•							
	<ul> <li>1 = Enables Comparator 1 interrupt</li> <li>0 = Disables Comparator 1 interrupt</li> </ul>									
bit 4		D Module Ir		•						
	1 = LCD in	nterrupt is er	nabled							
	0 = LCD in	nterrupt is di	sabled							
bit 3	Unimplem	ented: Rea	<b>d as</b> '0'							
bit 2	LVDIE: Low Voltage Detect Interrupt Enable bit									
	1 = Enables LVD Interrupt									
		es LVD Inte								
bit 1	Unimplemented: Read as '0'									
bit 0	CCP2IE: CCP2 Interrupt Enable bit (only available in 16F914/917)									
	<ul> <li>1 = Enables the CCP2 interrupt</li> <li>0 = Disables the CCP2 interrupt</li> </ul>									
	Legend:									
	R = Reada	ble bit	W = V	Vritable bit	U = Unimp	lemented b	oit, read as '	D'		

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# PIC16F91X

### 2.2.2.6 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-6.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### **REGISTER 2-6: PIR1 – PERIPHERAL INTERRUPT REQUEST REGISTER 1 (ADDRESS: 0Ch)**

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF			
	bit 7							bit 0			
bit 7	EEIF: EE V	Vrite Operati	ion Interrup	t Flag bit							
				•	leared in soft	,					
	0 = The write operation has not completed or has not started										
bit 6		Converter In		5							
		D conversio D conversio			cleared in soft	iware)					
bit 5		RT Receive									
			•	•	by reading R	CREG)					
		SART receiv			, 0	,					
bit 4	TXIF: USA	RT Transmit	Interrupt F	lag bit							
					red by writing	to TXREG					
1.11.0		SART transr									
bit 3	-	nchronous S	-	-		rad in activ	oro)				
		g to Transmi		s complete	(must be clea	irea in soltw	are)				
bit 2		CP1 Interrup									
	Capture Mo	ode	-								
					ust be cleare	d in softwar	e)				
	0 = N <u>Compare N</u>	o TMR1 regi 4ode	ster capture	e occurred							
			ter compare	e match occi	urred (must b	e cleared in	software)				
		o TMR1 regi	-		•		,				
	PWM mode	<u>e</u>									
	Unuse	d in this moo	de								
bit 1		MR2 to PR2	-	-							
				•	cleared in so	ftware)					
bit 0		IR2 to PR2 r									
DILU		MR1 Overflo	-	-	leared in soft	ware)					
		MR1 register				ware)					
		C C									
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented b	oit, read as '	)'			
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	cleared	x = Bit is ur	nknown			

### 2.2.2.7 PIR2 Register

The PIR2 register contains the interrupt flag bits, as shown in Register 2-7.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global							
	enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.							

### REGISTER 2-7: PIR2 – PERIPHERAL INTERRUPT REQUEST REGISTER 2 (ADDRESS: 0Dh)

	R/W-0	R/W-0	R-0	R-0	U-0	R/W-0	U-0	R/W-0		
	OSFIF	C2IF	C1IF	LCDIF	_	LVDIF	_	CCP2IF		
	bit 7							bit 0		
bit 7		cillator Fail I		•		/				
	•	n oscillator fa n clock oper		input has ch	anged to INT	DSC (must	be cleared i	n software)		
bit 6	C2IF: Com	parator 2 Int	terrupt Flag	bit						
	<ul> <li>1 = Comparator output (C2OUT bit) has changed (must be cleared in software)</li> <li>0 = Comparator output (C2OUT bit) has not changed</li> </ul>									
bit 5	C1IF: Com	parator 1 Int	terrupt Flag	bit						
		arator output arator output			ged (must be hanged	cleared in s	software)			
bit 4	LCDIF: LC	D Module In	terrupt bit							
		as generate as not gene								
bit 3	Unimplem	ented: Read	<b>d as</b> '0'							
bit 2	LVDIF: Lov	w Voltage De	etect Interru	ipt Flag bit						
		as generated as not gener		-						
bit 1	Unimplem	ented: Read	<b>d as</b> '0'							
bit 0	CCP2IF: C	CP2 Interru	pt Flag bit (	only availab	le in 16F914/9	917)				
	Capture Mode									
	<ul> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register capture occurred</li> </ul>									
	Compare Mode									
	<ul> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> </ul>									
	<u>PWM mode</u>									
	Unuse	ed in this mo	de							
	Legend:									
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimp	plemented b	oit, read as '	0'		

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

### 2.2.2.8 PCON Register

The Power Control (PCON) register (See Table 17-2) contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the software enable of the BOR.

The PCON register bits are shown in Register 2-8.

### REGISTER 2-8: PCON – POWER CONTROL REGISTER (ADDRESS: 8Eh)

U-0	U-0	U-0	R/W-1	U-0	U-0	R/W-0	R/W-x
_	—		SBOREN	_	—	POR	BOR
bit 7							bit 0

bit 7-5	Unimplemented: Read as '0'
bit 4	SBOREN: Software BOR Enable bit <sup>(1)</sup>
	1 = BOR enabled 0 = BOR disabled
bit 3-2	Unimplemented: Read as '0'
bit 1	POR: Power-on Reset Status bit
	<ul> <li>1 = No Power-on Reset occurred</li> <li>0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li> </ul>
bit 0	BOR: Brown-out Reset Status bit
	<ul> <li>1 = No Brown-out Reset occurred</li> <li>0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)</li> </ul>


**Note 1:** BOREN<1:0> = 01 in the Configuration Word register for this bit to control the  $\overline{BOR}$ .

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in Figure 2-5 shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in Figure 2-5 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



### 2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, *"Implementing a Table Read"* (DS00556).

### 2.3.2 STACK

The PIC16F91X family has an 8-level x 13-bit wide hardware stack (see Figures 2-1 and 2-2). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- **Note 1:** There are no Status bits to indicate stack overflow or stack underflow conditions.
  - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

### 2.4 Program Memory Paging

All PIC16F91X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is POPed off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Note:	The contents of the PCLATH register are							
	unchanged after a RETURN or RETFIE							
	instruction is executed. The user must							
	rewrite the contents of the PCLATH regis-							
	ter for any subsequent subroutine calls or							
	GOTO instructions.							

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

### EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

	ORG 0x500 BCF PCLATH,4				
		;Select page 1 ;(800h-FFFh)			
	CALL SUB1_P1	;Call subroutine in			
	:	;page 1 (800h-FFFh)			
1 בענים	ORG 0x900	;page 1 (800h-FFFh)			
SUB1_P1	:	;called subroutine ;page 1 (800h-FFFh)			
	:	, page 1 (00000 1111)			
	RETURN	<pre>;return to ;Call subroutine ;in page 0 ;(000h-7FFh)</pre>			

### 2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (Status<7>), as shown in Figure 2-6.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-2.

### EXAMPLE 2-2: INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NE	XTCLRF	INDF	;clear INDF register
	INCF	FSR	;inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CO	NTINUE		;yes continue
1			

### FIGURE 2-6: DIRECT/INDIRECT ADDRESSING PIC16F91X



### 3.0 CLOCK SOURCES

### 3.1 Overview

The PIC16F91X has a wide variety of clock sources and selection features to allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the PIC16F91X clock sources.


Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators, and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Clock Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch to the Internal Oscillator.

The PIC16F91X can be configured in one of eight clock modes.

- 1. EC External clock with I/O on RA6.
- 2. LP Low-gain Crystal or Ceramic Resonator Oscillator mode.
- 3. XT Medium-gain Crystal or Ceramic Resonator Oscillator mode.
- 4. HS High-gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with Fosc/4 output on RA6.
- 6. RCIO External Resistor-Capacitor with I/O on RA6.
- 7. INTOSC Internal oscillator with Fosc/4 output on RA6 and I/O on RA7.
- 8. INTRCIO Internal oscillator with I/O on RA6 and RA7.

Clock source modes are configured by the FOSC<2:0> bits in the Configuration Word register (see **Section 16.0 "Special Features of the CPU"**). The internal clock can be generated by two oscillators. The HFINTOSC is a high-frequency calibrated oscillator. The LFINTOSC is a low-frequency uncalibrated oscillator.



### FIGURE 3-1: PIC16F91X SYSTEM CLOCK BLOCK DIAGRAM

### PIC16F91X

	U-0	R/W-1	R/W-1	R/W-0	R-q	R-0	R-0	R/W-0			
	—	IRCF2	IRCF1	IRCF0	OSTS <sup>(1)</sup>	HTS	LTS	SCS			
	bit 7							bit 0			
bit 7	Unimplem	ented: Read	<b>d as</b> '0'								
bit 6-4	IRCF<2:0>	: Internal O	scillator Free	quency Sele	ct bits						
		1 kHz									
		25 kHz 50 kHz									
		00 kHz									
		MHz									
	101 = 2	MHz									
		MHz									
	-	MHz		Otatus 1:1							
it 3		cillator Start-	-		a ala al ( dafia)						
		<ul> <li>1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;</li> <li>0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)</li> </ul>									
2		0									
_	HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit 1 = HFINTOSC is stable										
	0 = HFINTOSC is not stable										
1	LTS: LFIN	TOSC (Low	Frequency -	- 31 kHz) St	able bit						
		OSC is stab									
	0 = LFINT	OSC is not s	stable								
: 0	-	em Clock Se									
	<ul> <li>1 = Internal oscillator is used for system clock</li> <li>0 = Clock source defined by FOSC&lt;2:0&gt;</li> </ul>										
	0 = Clock	source defin	ed by FOSC	J<2:0>							
	Note 1:				ice power-up						
	Configuration Word (CONFIG) of the device. The value of the OSTS bit will be ' on a device Power-on Reset (POR) or any automatic clock switch, which may occ										
				, ,	afe Clock Mo						
		true:									
		OSTS = 0 i									
			> = 000 (LP)	or 001 (XT	) or 010 (HS)	)					
		and IESO = 1 o	r FSCM = 1								
					y if FSCM is	enabled)					
		If any of the	e above con	ditions are i	not met, the	value of the					
					6 "Two-Spe		Start-up I	Mode" and			
		Section 3.	7 "Fail-Safe	Clock Mor	<b>itor</b> " for mo	re details					

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
q = value depends on condition					

### 3.2 Clock Source Modes

Clock source modes can be classified as external or internal.

- External clock modes rely on external circuitry for the clock source. Examples are oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes), and Resistor-Capacitor (RC mode) circuits.
- Internal clock sources are contained internally within the PIC16F91X. The PIC16F91X has two internal oscillators: the 8 MHz High-Frequency Internal Oscillator (HFINTOSC) and 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching"**).

### 3.3 External Clock Modes

### 3.3.1 OSCILLATOR START-UP TIMER (OST)

If the PIC16F91X is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from the OSC1 pin, following a Power-on Reset (POR), and the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the PIC16F91X. When switching between clock sources a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 3-1.

### 3.3.1.1 Special Case

An exception to this is when the device is put to Sleep while the following conditions are true:

- LP is the selected primary oscillator mode.
- T1OSCEN = 1 (Timer1 oscillator is enabled).
- SCS = 0 (oscillator mode is defined by FOSC<2:0>).
- OSTS = 1 (device is running from primary system clock).

For this case, the OST is not necessary after a wake-up from Sleep, since Timer1 continues to run during Sleep and uses the same LP oscillator circuit as its clock source. For these devices, this case is typically seen when the LCD module is running during Sleep.

In applications where the OSCTUNE register is used to shift the FINTOSC frequency, the application should not expect the FINTOSC frequency to stabilize immediately. In this case, the frequency may shift gradually toward the new value. The time for this frequency shift is less than eight cycles of the base frequency.

Note:	When the OST is invoked, the WDOG is held in Reset, because the WDOG ripple				
	counter is used by the OST to perform the				
	oscillator delay count. When the OST				
	count has expired, the WDOG will begin counting (if enabled).				

Table 3-1 shows examples where the oscillator delay is invoked.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 3.6 "Two-Speed Clock Start-up Mode"**).

TABLE 3-1: OSCILLATOR DELAT EXAMPLES				
System Clock Source	Frequency	Switching From	Oscillator Delay (Tost)	Comments
LFIOSC	31 kHz	Sleep	10 μs internal delay	Following a wake-up from Sleep mode or POR, an internal delay is invoked to allow the memory bias to stabilize before program execution can begin.
HFIOSC	125 kHz-8 MHz	Sleep	10 μs internal delay	Following a wake-up from Sleep mode or POR, an internal delay is invoked to allow the memory bias to stabilize before program execution can begin.
XT or HS	4-20 MHz	INTOSC or Sleep	1024 clock cycles	Following a change from INTOSC, an OST of 1024 cycles must occur.
LP	32 kHz	INTOSC or Sleep	1024 clock cycles	Following a change from INTOSC, an OST of 1024 cycles must occur. See <b>Section 3.3.1.1 "Special Case"</b> for special case conditions.
LP with T1OSC enabled	32 kHz	Sleep	10 μs internal delay	Following a wake-up from Sleep mode, an internal delay is invoked to allow the memory bias to stabilize before pro- gram execution can begin. See <b>Section 3.3.1.1 "Special Case"</b> for details about this special case.
EC, RC	0-20 MHz	Sleep	10 μs internal delay	Following a wake-up from Sleep mode or POR, an internal delay is invoked to allow the memory bias to stabilize before program execution can begin.
EC, RC	0-20 MHz	LFIOSC	10 μs internal delay	Following a switch from a LFIOSC or POR, an internal delay is invoked to allow the memory bias to stabilize before program execution can begin.


### TABLE 3-1: OSCILLATOR DELAY EXAMPLES

#### 3.3.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 pin and the RA6 pin is available for general purpose I/O. Figure 3-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC16F91X design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

#### FIGURE 3-2: EXTERNAL CLOCK (EC) MODE OPERATION



## 3.3.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to the OSC1 and OSC2 pins (Figures 3-3 and 3-4). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.


Note: In the past, the sources for the LP oscillator and Timer1 oscillator have been separate circuits. In this family of devices, the LP oscillator and Timer1 oscillator use the same oscillator circuitry. When using a device configured for the LP oscillator and with T1OSCEN = 1, the source of the clock for each function comes from the same oscillator block.

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification, for example, low-frequency/AT-cut quartz crystal resonators.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting, for example, high-frequency/AT-cut quartz crystal resonators or ceramic resonators.

Figures 3-3 and 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively.


#### FIGURE 3-3: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- quartz crystals with low drive level.
  - 2: The value of RF varies with the oscillator mode selected (typically between 2 M $\Omega$  to 10 M $\Omega$ ).
  - **3:** If using LP mode and T1OSC in enable, the LP oscillator will continue to run during Sleep.
- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.

#### FIGURE 3-4: CERAMIC RESONATOR OPERATION

(XT OR HS MODE)




- **Note 1:** A series resistor (Rs) may be required for ceramic resonators with low drive level.
  - 2: The value of RF varies with the oscillator mode selected (typically between 2 M $\Omega$  to 10 M $\Omega$ ).
  - An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation (typical value 1 MΩ).

#### 3.3.4 EXTERNAL RC MODES

The External Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes, RC and RCIO.


In RC mode, the RC circuit connects to the OSC1 pin. The OSC2/CLKO pin outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the RC mode connections.

#### FIGURE 3-5: RC MODE



In RCIO mode, the RC circuit is connected to the OSC1 pin. The OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 4 of PORTA (RA4). Figure 3-6 shows the RCIO mode connections.

#### FIGURE 3-6: RCIO MODE



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal threshold voltage. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency or for low CEXT values. The user also needs to take into account variation due to tolerance of external RC components used.

#### 3.4 Internal Clock Modes

The PIC16F91X has two independent, internal oscillators that can be configured or selected as the system clock source.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user adjusted ±12% via software using the OSCTUNE register (Register 3-2).
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at approximately 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select (IRCF) bits.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching**").

#### 3.4.1 INTOSC AND INTRCIO MODES

The INTOSC and INTRCIO modes configure the internal oscillators as the system clock source when the device is programmed using the Oscillator Selection (FOSC) bits in the Configuration Word register (Register 16-1).

In **INTOSC** mode, the OSC1 pin is available for general purpose I/O. The OSC2/CLKO pin outputs the selected internal oscillator frequency divided by 4. The CLKO signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **INTRCIO** mode, the OSC1 and OSC2 pins are available for general purpose I/O.

#### 3.4.2 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered approximately  $\pm 12\%$  via software using the OSCTUNE register (Register 3-2).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). One of seven frequencies can be selected via software using the IRCF bits (see **Section 3.4.4 "Frequency Select Bits** (**IRCF**)").

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz (IRCF  $\neq$  000) as the System Clock Source (SCS = 1), or when Two-Speed Start-up is enabled (IESO = 1 and IRCF  $\neq$  000).

The HF Internal Oscillator (HTS) bit (OSCCON<2>) indicates whether the HFINTOSC is stable or not.

bit 7-5 bit 4-0

#### 3.4.2.1 OSCTUNE Register

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-2).

The OSCTUNE register has a tuning range of  $\pm 12\%$ . The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. Due to process variation, the monotonicity and frequency step cannot be specified. When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. The HFINTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

#### **REGISTER 3-2:** OSCTUNE – OSCILLATOR TUNING RESISTOR (ADDRESS: 90h)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7					•		bit 0
Unimplem	ented: Read	d as '0'					
TUN<4:0>	: Frequency	Tuning bits					
01111 = N	laximum free	quency					
01110 =		. ,					
•							
•							
•							
00001 =							
00000 = C	enter freque	ency. Oscilla	tor module i	s running at	the calibrate	ed frequency	/.
11111 =							
•							
•							
•							
10000 = N	linimum freq	luency					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 3.4.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated (approximate) 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). 31 kHz can be selected via software using the IRCF bits (see **Section 3.4.4 "Frequency Select Bits (IRCF)**"). The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF = 000) as the System Clock Source (SCS = 1), or when any of the following are enabled:

- Two-Speed Start-up (IESO = 1 and IRCF = 000)
- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)
- Selected as LCD module clock source

The LF Internal Oscillator (LTS) bit (OSCCON<1>) indicates whether the LFINTOSC is stable or not.

#### 3.4.4 FREQUENCY SELECT BITS (IRCF)

The output of the 8 MHz HFINTOSC and 31 kHz LFINTOSC connect to a postscaler and multiplexer (see Figure 3-1). The Internal Oscillator Frequency select bits, IRCF<2:0> (OSCCON<6:4>), select the frequency output of the internal oscillators. One of eight frequencies can be selected via software:

- 8 MHz
- 4 MHz (Default after Reset)
- 2 MHz
- 1 MHz
- 500 kHz
- 250 kHz
- 125 kHz
- 31 kHz

Note: Following any Reset, the IRCF bits are set to '110' and the frequency selection is set to 4 MHz. The user can modify the IRCF bits to select a different frequency.

#### 3.4.5 HF AND LF INTOSC CLOCK SWITCH TIMING

When switching between the LFINTOSC and the HFINTOSC, the new oscillator may already be shut down to save power. If this is the case, there is a 10  $\mu$ s delay after the IRCF bits are modified before the frequency selection takes place. The LTS/HTS bits will reflect the current active status of the LFINTOSC and the HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. IRCF bits are modified.
- 2. If the new clock is shut down, a 10  $\mu s$  clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. CLKO is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. CLKO is now connected with the new clock. HTS/LTS bits are updated as required.
- 6. Clock switch is complete.

If the internal oscillator speed selected is between 8 MHz and 125 kHz, there is no start-up delay before the new frequency is selected. This is because the old and the new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

## 3.5 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit.

#### 3.5.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit (OSCCON<0>) selects the system clock source that is used for the CPU and peripherals.

- When SCS = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in the Configuration Word register (CONFIG).
- When SCS = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF bits. After a Reset, SCS is always cleared.
  - Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit. The user can monitor the OSTS (OSCCON<3>) to determine the current system clock source.

# 3.5.2 OSCILLATOR START-UP TIME-OUT STATUS BIT

The Oscillator Start-up Time-out Status (OSTS) bit (OSCCON<3>) indicates whether the system clock is running from the external clock source, as defined by the FOSC bits, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

#### 3.6 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit (OSCCON<3>) to remain clear.

When the PIC16F91X is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 3.3.1** "**Oscillator Start-up Timer** (**OST**)"). The OST timer will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit (OSCCON<3>) is set, program execution switches to the external oscillator.

## 3.6.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO = 1 (CONFIG<10>) Internal/External Switch Over bit.
- SCS = 0.
- FOSC configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after PWRT has expired, or
- Wake-up from Sleep.


If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

#### 3.6.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF bits (OSCCON<6:4>).
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

# 3.6.3 CHECKING EXTERNAL/INTERNAL CLOCK STATUS

Checking the state of the OSTS bit (OSCCON<3>) will confirm if the PIC16F91X is running from the external clock source as defined by the FOSC bits in the Configuration Word (CONFIG) or the internal oscillator.




#### FIGURE 3-7: TWO-SPEED START-UP

#### 3.7 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate in the event of an oscillator failure. The FSCM can detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired.

#### FIGURE 3-8: FSCM BLOCK DIAGRAM



The FSCM function is enabled by setting the FCMEN bit in the Configuration Word (CONFIG). It is applicable to all external clock options (LP, XT, HS, EC or RC modes).

In the event of an external clock failure, the FSCM will set the OSFIF bit (PIR2<7>) and generate an oscillator fail interrupt if the OSFIE bit (PIE2<7>) is set. The device will then switch the system clock to the internal oscillator. The system clock will continue to come from the internal oscillator unless the external clock recovers and the Fail-Safe condition is exited. The frequency of the internal oscillator will depend upon the value contained in the IRCF bits (OSCCON<6:4>). Upon entering the Fail-Safe condition, the OSTS bit (OSCCON<3>) is automatically cleared to reflect that the internal oscillator is active and the WDT is cleared. The SCS bit (OSCCON<0>) is not updated. Enabling FSCM does not affect the LTS bit.

The FSCM sample clock is generated by dividing the INTOSC clock by 64. This will allow enough time between FSCM sample clocks for a system clock edge to occur. Figure 3-8 shows the FSCM block diagram.


On the rising edge of the sample clock, a monitoring latch (CM = 0) will be cleared. On a falling edge of the primary system clock, the monitoring latch will be set (CM = 1). In the event that a falling edge of the sample clock occurs, and the monitoring latch is not set, a clock failure has been detected. The assigned internal oscillator is enabled when FSCM is enabled as reflected by the IRCF.

Note 1:	Two-Speed Start-up is automatically enabled when the Fail-Safe Clock Monitor mode is enabled.
2:	Primary clocks with a frequency $\leq \sim$ 488 Hz will be considered failed by the FSCM. A slow starting oscillator can cause an FSCM interrupt.

#### 3.7.1 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, the execution of a SLEEP instruction, or a modification of the SCS bit. While in Fail-Safe condition, the PIC16F91X uses the internal oscillator as the system without exiting the Fail-Safe condition.

The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.



#### 3.7.2 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired. If the external clock is EC or RC mode, monitoring will begin immediately following these events.

For LP, XT or HS mode the external oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected (see Figure 3-9). To prevent this, the internal oscillator is automatically configured as the system clock and functions until the external clock is stable (the OST has timed out). This is identical to Two-Speed Start-up mode. Once the external oscillator is stable, the LFINTOSC returns to its role as the FSCM source. Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit (OSCCON<3>) to verify the oscillator start-up and system clock switchover has successfully completed.

TABLE 3-2:	SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS <sup>(2)</sup>	HTS	LTS	SCS	-110 q000	-110 x000
90h	OSCTUNE	—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
2007h <sup>(1)</sup>	CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	—

Legend: x = unknown, u = unchanged, -- = unimplemented locations read as '0'. Shaded cells are not used by oscillators.

**Note 1:** See Register 16-1 for operation of all Configuration Word bits.

2: See Register 3-1 for details.

## 4.0 I/O PORTS

This device includes four 8-bit port registers along with their corresponding TRIS registers and one four bit port:

- PORTA and TRISA
- PORTB and TRISB
- PORTC and TRISC
- PORTD and TRISD
- PORTE and TRISE

PORTA, PORTB, PORTC and RE3/MCLR/VPP are implemented on all devices. PORTD and RE<2:0> are implemented only on the PIC16F914 and PIC16F917.

#### 4.1 PORTA and TRISA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 4-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Example 4-1 shows how to initialize PORTA.

Five of the pins of PORTA can be configured as analog inputs. These pins, RA5 and RA<3:0>, are configured as analog inputs on device power-up and must be reconfigured by the user to be used as I/O's. This is done by writing the appropriate values to the CMCON0 and ANSEL registers (see Example 4-1).

Reading the PORTA register (Register 4-1) reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note 1:	The CMCON0 (9Ch) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.
2:	Analog lines that carry LCD signals (i.e., SEGx, COMy, where x and y are segment and common identifiers) are shown as direct connections to the device pins. The signals are outputs from the LCD module and may be tri-stated.

depending on the configuration of the

#### EXAMPLE 4-1: INITIALIZING PORTA

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTA	;Init PORTA
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	07h	;Set RA<2:0> to
MOVWF	CMCON0	;digital I/O
CLF	ANSEL	;Make all PORTA I/O
MOVLW	F0h	;Set RA<7:4> as inputs
MOVWF	TRISA	;and set RA<3:0>
		; as outputs
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

LCD module.

# **PIC16F91X**

#### **REGISTER 4-1:** PORTA – PORTA REGISTER (ADDRESS: 05h)

R/W-	x	R/W-x						
RA7	7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
bit 7								bit 0

#### bit 7-0 RA<7:0>: PORTA I/O Pin bits

1 = Port pin is >VIH

0 = Port pin is <VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **REGISTER 4-2:** TRISA – PORTA TRI-STATE REGISTER (ADDRESS: 85h)

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

#### bit 7-0 TRISA<7:0>: PORTA Tri-State Control bits

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

TRISA<7:6> always reads '1' in XT, HS and LP OSC modes. Note:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


# 4.1.1 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions, refer to the appropriate section in this data sheet.

#### 4.1.1.1 RA0/AN0/C1-/SEG12

Figure 4-1 shows the diagram for this pin. The RA0/AN0/C1-/SEG12 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- an analog input for Comparator 1
- an analog output for the LCD



#### FIGURE 4-1: BLOCK DIAGRAM OF RA0/AN0/C1-/SEG12


© 2004 Microchip Technology Inc.

#### 4.1.1.2 RA1/AN1/C2-/SEG7

Figure 4-2 shows the diagram for this pin. The RA1/AN1/C2-/SEG7 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- an analog input for Comparator 2
- an analog output for the LCD






#### 4.1.1.3 RA2/AN2/C2+/VREF-/COM2

Figure 4-3 shows the diagram for this pin. The RA2/AN2/C2+/VREF-/COM2 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- an analog input for Comparator 2
- a voltage reference input for the A/D
- an analog output for the LCD







© 2004 Microchip Technology Inc.

#### 4.1.1.4 RA3/AN3/C1+/VREF+/COM3/SEG15

Figure 4-4 shows the diagram for this pin. The RA3/AN3/C1+/VREF+/COM3/SEG15 pin is configurable to function as one of the following:

- a general purpose input
- an analog input for the A/D
- an analog input from Comparator 1
- a voltage reference input for the A/D
- · analog outputs for the LCD






2: For the PIC16F913/916, the LCDMODE\_EN = LCDEN and (SE15 or LMUX<1:0> = 11). For the PIC16F914/917, the LCDMODE\_EN = LCDEN and SE15.

#### 4.1.1.5 RA4/C1OUT/T0CKI/SEG4

Figure 4-5 shows the diagram for this pin. The RA4/C1OUT/T0CKI/SEG4 pin is configurable to function as one of the following:

- a general purpose I/O
- a digital output from Comparator 1
- a clock input for TMR0
- an analog output for the LCD

#### FIGURE 4-5: BLOCK DIAGRAM OF RA4/C1OUT/T0CKI/SEG4




## 4.1.1.6 RA5/AN4/C2OUT/SS/SEG5

Figure 4-6 shows the diagram for this pin. The RA5/AN4/C2OUT/SS/SEG5 pin is configurable to function as one of the following:

- a general purpose I/O
- a digital output from Comparator 2
- · a slave select input
- an analog output for the LCD
- an analog input for the A/D






#### 4.1.1.7 RA6/OSC2/CLKO/T1OSO

Figure 4-7 shows the diagram for this pin. The RA6/OSC2/CLKO/T1OSO pin is configurable to function as one of the following:

- a general purpose I/O
- a crystal/resonator connection
- · a clock output
- a TMR1 oscillator connection

#### FIGURE 4-7: BLOCK DIAGRAM OF RA6/OSC2/CLKO/T1OSO



#### 4.1.1.8 RA7/OSC1/CLKI/T1OSI

Figure 4-8 shows the diagram for this pin. The RA7/OSC1/CLKI/T1OSI pin is configurable to function as one of the following:

- a general purpose I/O
- a crystal/resonator connection
- · a clock input
- a TMR1 oscillator connection

#### FIGURE 4-8: BLOCK DIAGRAM OF RA7/OSC1/CLKI/T1OSI




TABLE 4-1:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
IADLE 4-1.	SUMMART OF REGISTERS ASSOCIATED WITH FORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx xxxx	uuuu uuuu
10h	T1CON	T1GINV	T1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
1Fh	ADCON0	ADFM	VCFG1	VCFG0	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	0000 0000
81h/181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
91h	ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
9Ch	CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
107h	LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
11Ch	LCDSE0 <sup>(1)</sup>	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	0000 0000	uuuu uuuu
11Dh	LCDSE1 <sup>(1)</sup>	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000	uuuu uuuu

Legend: <u>x</u> = unknown, <u>u</u> = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

**Note** 1: This register is only initialized by a POR or BOR reset and is unchanged by other Resets.

## 4.2 PORTB and TRISB Registers

PORTB is a general purpose I/O port with similar functionality as the PIC16F77. All PORTB pins can have a weak pull-up feature, and PORTB<7:4> implements an interrupt-on-input change function.

PORTB is also used for the Serial Flash programming interface.

Note: Analog lines that carry LCD signals (i.e., SEGx, COMy, where x and y are segment and common identifiers) are shown as direct connections to the device pins. The signals are outputs from the LCD module and may be tri-stated, depending on the configuration of the LCD module.

EXAMPLE 4-2:	INITIALIZING PORTB

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTB	;Init PORTB
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	FFh	;Set RB<7:0> as inputs
MOVWF	TRISB	;
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

## 4.3 Additional PORTB Pin Functions

RB<7:6> are used as data and clock signals, respectively, for both serial programming and the in-circuit debugger features on the device. Also, RB0 can be configured as an external interrupt input.

#### 4.3.1 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:0> enable or disable each pull-up. Refer to Register 4-6. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the RBPU bit (OPTION\_REG<7>).

#### 4.3.2 INTERRUPT-ON-CHANGE

Four of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:4> enable or disable the interrupt function for each pin. Refer to Register 4-5. The interrupt-on-change feature is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTB. The 'mismatch' outputs of the last read are OR'd together to set the PORTB Change Interrupt flag bit (RBIF) in the INTCON register (Register 2-3).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear the flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading or writing PORTB will end the mismatch condition and allow flag bit RBIF to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After these Resets, the RBIF flag will continue to be set if a mismatch is present.

Note:	If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF
	interrupt flag may not get set. Furthermore,
	since a read or write on a port affects all bits
	of that port, care must be taken when using
	multiple pins in Interrupt-on-change mode.
	Changes on one pin may not be seen while
	servicing changes on another pin.

# PIC16F91X

<b>REGISTER 4-3:</b>	PORTB –	PORTB RI	EGISTER (	ADDRESS	: 06h OR <sup>-</sup>	106h)		
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	bit 7							bit 0
bit 7-0	<b>RB&lt;7:0&gt;</b> :	PORTB I/O	Pin bits					
	1 = Port pir							
	0 = Port pir	n is <vil< td=""><td></td><td></td><td></td><td></td><td></td><td></td></vil<>						
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	nplemented	bit, read as	'0'
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	Inknown
REGISTER 4-4:	TRISB – P					S. 966 196	sh)	
REGISTER 4-4.	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		•	
				TRISB4		R/W-1	R/W-1	R/W-1
	TRISB7 bit 7	TRISB6	TRISB5	181304	TRISB3	TRISB2	TRISB1	TRISB0
	DIL 7							bit 0
bit 7-0	TRISB<7.0		Tri-State Co	ntrol hits				
			ired as an in		ed)			
			ired as an o					
	Note:	TRISB<7:6>	> always rea	ds '1' in XT,	HS and LP	OSC modes	3.	
	Legend:							]
	R = Reada	hla hit	$\lambda \alpha \ell = \lambda \alpha$	ritable bit	II – Ilnin	plemented	hit road on	·O'
	- n = Value			it is set		s cleared	x = Bit is u	
		alFUR	I = D	IL IS SEL	0 = Dil 1	scieareu		
<b>REGISTER 4-5:</b>	IOCB – PC		ERRUPT-O	N-CHANG	E REGIST	ER (ADDR	ESS: 96h	)
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	IOCB7	IOCB6	IOCB5	IOCB4				—
	bit 7							bit 0

bit 7-4 **IOCB<7:4>:** Interrupt-on-Change bits

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

bit 3-0 Unimplemented: Read as '0'

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'- n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

# PIC16F91X

#### REGISTER 4-6: WPUB – WEAK PULL-UP REGISTER (ADDRESS: 95h)

	R/W-1							
	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
-	bit 7							bit 0

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled

0 =Pull-up disabled

**Note 1:** Global RBPU must be enabled for individual pull-ups to be enabled.

**2:** The weak pull-up device is automatically disabled if the pin is in Output mode (TRISB<7:0> = 0).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 4.3.3 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTB pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the LCD or interrupts, refer to the appropriate section in this data sheet.

#### 4.3.3.1 RB0/INT/SEG0

Figure 4-9 shows the diagram for this pin. The RB0/INT/SEG0 pin is configurable to function as one of the following:

- a general purpose I/O
- an external edge triggered interrupt
- an analog output for the LCD

#### 4.3.3.2 RB1/SEG1

Figure 4-9 shows the diagram for this pin. The RB1/SEG1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD

#### 4.3.3.3 RB2/SEG2

Figure 4-9 shows the diagram for this pin. The RB2/SEG2 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog output for the LCD

#### 4.3.3.4 RB3/SEG3

Figure 4-9 shows the diagram for this pin. The RB3/SEG3 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD






#### 4.3.3.5 RB4/COM0

Figure 4-10 shows the diagram for this pin. The RB4/COM0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD






#### 4.3.3.6 RB5/COM1

Figure 4-11 shows the diagram for this pin. The RB5/COM1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD






© 2004 Microchip Technology Inc.

#### 4.3.3.7 RB6/ICSPCLK/ICDCK/SEG14

Figure 4-12 shows the diagram for this pin. The RB6/ICSPCLK/ICDCK/SEG14 pin is configurable to function as one of the following:

- a general purpose I/O
- an In-Circuit Serial Programming<sup>™</sup> clock
- an ICD clock I/O
- an analog output for the LCD

#### FIGURE 4-12: BLOCK DIAGRAM OF RB6/ICSPCLK/ICDCK/SEG14




#### 4.3.3.8 RB7/ICSPDAT/ICDDAT/SEG13

Figure 4-13 shows the diagram for this pin. The RB7/ICSPDAT/ICDDAT/SEG13 pin is configurable to function as one of the following:

- a general purpose I/O
- an In-Circuit Serial Programming<sup>™</sup> I/O
- an ICD data I/O
- an analog output for the LCD





#### SUMMARY OF REGISTERS ASSOCIATED WITH PORTB **TABLE 4-2:**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
06h/106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
86h/186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
95h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
96h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	_	_	_	0000	0000
107h	LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
11Ch	LCDSE0 <sup>(1)</sup>	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	0000 0000	uuuu uuuu
11Dh	LCDSE1 <sup>(1)</sup>	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000	uuuu uuuu

x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTB. This register is only initialized by a POR or BOR reset and is unchanged by other Resets. Legend: Note 1:

#### 4.4 **PORTC and TRISC Registers**

PORTC is an 8-bit bidirectional port. PORTC is multiplexed with several peripheral functions. PORTC pins have Schmitt Trigger input buffers.

All PORTC pins have latch bits (PORTC register). They, when written, will modify the contents of the PORTC latch; thus, modifying the value driven out on a pin if the corresponding TRISC bit is configured for output.

Note: Analog lines that carry LCD signals (i.e., SEGx, VLCDy, where x and y are segment and LCD bias voltage identifiers) are shown as direct connections to the device pins. The signals are outputs from the LCD module and may be tri-stated, depending on the configuration of the LCD module.

#### EXAMPLE 4-3: INITIALIZING PORTC

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTC	;Init PORTC
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	FFh	;Set RC<7:0> as inputs
MOVWF	TRISC	;
BCF	STATUS, RPO	;Bank 2
BSF	STATUS, RP1	;
CLRF	LCDCON	;Disable VLCD<3:1>
		;inputs on RC<2:0>
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

#### REGISTER 4-7: PORTC – PORTC REGISTER (ADDRESS: 07h)

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RC7   | RC6   | RC5   | RC4   | RC3   | RC2   | RC1   | RC0   |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7-0 RC<7:0>: PORTC I/O Pin bits

1 = Port pin is >VIH

0 = Port pin is <VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 4-8: TRISC – PORTC TRI-STATE REGISTER (ADDRESS: 87h)

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

#### bit 7-0 TRISC<7:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

**Note:** TRISC<7:6> always reads '1' in XT, HS and LP OSC modes.

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

## 4.4.1 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTC pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the LCD or SSP, refer to the appropriate section in this data sheet.

#### 4.4.1.1 RC0/VLCD1

Figure 4-14 shows the diagram for this pin. The RC0/VLCD1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the LCD bias voltage

#### 4.4.1.2 RC1/VLCD2

Figure 4-15 shows the diagram for this pin. The RC1/VLCD2 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the LCD bias voltage

#### 4.4.1.3 RC2/VLCD3

Figure 4-16 shows the diagram for this pin. The RC2/VLCD3 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the LCD bias voltage








FIGURE 4-15: BLOCK DIAGRAM OF RC1/VLCD2








#### 4.4.1.4 RC3/SEG6

Figure 4-17 shows the diagram for this pin. The RC3/SEG6 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD






#### 4.4.1.5 RC4/T1G/SDO/SEG11

Figure 4-18 shows the diagram for this pin. The RC4//T1G/SDO/SEG11pin is configurable to function as one of the following:

- a general purpose I/O
- a TMR1 gate input
- a serial data output
- an analog output for the LCD

#### FIGURE 4-18: BLOCK DIAGRAM OF RC4/T1G/SDO/SEG11




#### 4.4.1.6 RC5/T1CKI/CCP1/SEG10

Figure 4-19 shows the diagram for this pin. The RC5/T1CKI/CCP1/SEG10 pin is configurable to function as one of the following:

- a general purpose I/O
- a TMR1 clock input
- a Capture input, Compare output or PWM output
- an analog output for the LCD






#### 4.4.1.7 RC6/TX/CK/SCK/SCL/SEG9

Figure 4-20 shows the diagram for this pin. The RC6/TX/CK/SCK/SCL/SEG9 pin is configurable to function as one of the following:

- a general purpose I/O
- an asynchronous serial output
- a synchronous clock I/O
- a SPI clock I/O
- an I<sup>2</sup>C data I/O
- an analog output for the LCD

#### FIGURE 4-20: BLOCK DIAGRAM OF RC6/TX/CK/SCK/SCL/SEG9




#### 4.4.1.8 RC7/RX/DT/SDI/SDA/SEG8

Figure 4-21 shows the diagram for this pin. The RC7/RX/DT/SDI/SDA/SEG8 pin is configurable to function as one of the following:

- a general purpose I/O
- · an asynchronous serial input
- a synchronous serial data I/O
- a SPI data I/O
- an I<sup>2</sup>C data I/O
- an analog output for the LCD

#### FIGURE 4-21: BLOCK DIAGRAM OF RC7/RX/DT/SDI/SDA/SEG8



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
10h	T1CON	T1GINV	T1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000 0000	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
107h	LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
11Ch	LCDSE0 <sup>(1)</sup>	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	0000 0000	uuuu uuuu
11Dh	LCDSE1 <sup>(1)</sup>	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000	uuuu uuuu

x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTC. This register is only initialized by a POR or BOR reset and is unchanged by other Resets. Legend: Note 1:

### 4.5 **PORTD and TRISD Registers**

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configured as an input or output.

PORTD is only available on the PIC16F914 and PIC16F917.

Note: Analog lines that carry LCD signals (i.e., SEGx, COMy, where x and y are segment and common identifiers) are shown as direct connections to the device pins. The signals are outputs from the LCD module and may be tri-stated, depending on the configuration of the LCD module.

#### EXAMPLE 4-4: INITIALIZING PORTD

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTD	;Init PORTD
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	FFh	;Set RD<7:0> as inputs
MOVWF	TRISD	;
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

### REGISTER 4-9: PORTD – PORTD REGISTER (ADDRESS: 08h)

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RD7   | RD6   | RD5   | RD4   | RD3   | RD2   | RD1   | RD0   |
| bit 7 |       |       |       |       |       |       | bit 0 |

#### bit 7-0 RD<7:0>: PORTD I/O Pin bits

1 = Port pin is >	√н
0 = Port pin is < 10	VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### REGISTER 4-10: TRISD – PORTD TRI-STATE REGISTER (ADDRESS: 88h)

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

#### bit 7-0 TRISD<7:0>: PORTD Tri-State Control bits

1 = PORTD pin configured as an input (tri-stated)

0 = PORTD pin configured as an output

Note: TRISD<7:6> always reads '1' in XT, HS and LP OSC modes.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 4.5.1 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTD pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this data sheet.

#### 4.5.1.1 RD0/COM3

Figure 4-22 shows the diagram for this pin. The RD0/COM3 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D

#### 4.5.1.2 RD1

Figure 4-23 shows the diagram for this pin. The RD1 pin is configurable to function as one of the following:

• a general purpose I/O

#### 4.5.1.3 RD2/CCP2

Figure 4-24 shows the diagram for this pin. The RD2/CCP2 pin is configurable to function as one of the following:

- a general purpose I/O
- a Capture input, Compare output or PWM output

#### 4.5.1.4 RD3/SEG16

Figure 4-25 shows the diagram for this pin. The RD3/SEG16 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD

#### 4.5.1.5 RD4/SEG17

Figure 4-25 shows the diagram for this pin. The RD4/SEG17 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD

#### 4.5.1.6 RD5/SEG18

Figure 4-25 shows the diagram for this pin. The RD5/SEG18 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD

#### 4.5.1.7 RD6/SEG19

Figure 4-25 shows the diagram for this pin. The RD6/SEG19 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD

#### 4.5.1.8 RD7/SEG20

Figure 4-25 shows the diagram for this pin. The RD7/SEG20 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog output for the LCD










FIGURE 4-23: BLOCK DIAGRAM OF RD1











Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX XXXX	uuuu uuuu
1Dh <sup>(2)</sup>	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
88h	TRISD <sup>(2)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	1111 1111
107h	LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
11Eh	LCDSE2 <sup>(1,2)</sup>	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	0000 0000	uuuu uuuu

Legend: Note 1: x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTC. This register is only initialized by a POR or BOR reset and is unchanged by other Resets. PIC16F914/917 only.

2:

#### 4.6 **PORTE and TRISE Registers**

PORTE is a 4-bit port with Schmitt Trigger input buffers. RE<2:0> are individually configured as inputs or outputs. RE3 is only available as an input if MCLRE is '0' in Configuration Word (Register 16-1).

RE<2:0> are only available on the PIC16F914 and PIC16F917.

Note: Analog lines that carry LCD signals (i.e., SEGx, where x are segment identifiers) are shown as direct connections to the device pins. The signals are outputs from the LCD module and may be tri-stated, depending on the configuration of the LCD module.

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTE	;Init PORTE
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	0Fh	;Set RE<3:0> as inputs
MOVWF	TRISE	;
CLRF	ANSEL	;Make RE<2:0> as I/O's
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;

### REGISTER 4-11: PORTE – PORTE REGISTER (ADDRESS: 09h)

	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	—	—	RE3	RE2	RE1	RE0
	bit 7							bit 0
bit 7-4 bit 3-0	-							
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown
REGISTER 4-12:	TRISE – P		STATE RE	EGISTER (	ADDRESS	: 89h)		
	U-0	U-0	U-0	U-0	R-1	R/W-1	R/W-1	R/W-1

U-0	U-0	U-0	U-0	R-1	R/W-1	R/W-1	R/W-1
_	—		—	TRISE3	TRISE2	TRISE1	TRISE0
bit 7							bit 0

#### bit 7-4 Unimplemented: Read as '0'

bit 3 TRISE3: Data Direction bit. RE3 is always an input, so this bit always reads as a '1'

bit 2-0 TRISE<2:0>: Data Direction bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 4.6.1 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTE pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this data sheet.

#### 4.6.1.1 RE0/AN5/SEG21

Figure 4-26 shows the diagram for this pin. The RE0/AN5/SEG21pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- an analog output for the LCD

#### 4.6.1.2 RE1/AN6/SEG22

Figure 4-26 shows the diagram for this pin. The RE1/AN6/SEG22 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- an analog output for the LCD

#### 4.6.1.3 RE2/AN7/SEG23


Figure 4-26 shows the diagram for this pin. The RE2/AN7/SEG23 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- an analog output for the LCD


#### 4.6.1.4 RE3/MCLR/VPP

Figure 4-27 shows the diagram for this pin. The RE3/MCLR/VPP pin is configurable to function as one of the following:

- · a digital input only
- as Master Clear Reset with weak pull-up
- a programming voltage reference input



#### FIGURE 4-26: BLOCK DIAGRAM OF RE<2:0>



BLOCK DIAGRAM OF RE3/MCLR/VPP **FIGURE 4-27:** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
09h	PORTE	—	—	_	—	RE3	RE2	RE1	RE0	xxxx	uuuu
1Fh	ADCON0	ADFM	VCFG1	VCFG0	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	0000 0000
89h	TRISE	_		-		TRISE3(3)	TRISE2(2)	TRISE1 <sup>(2)</sup>	TRISE0(2)	1111	1111
91h	ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
107h	LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
11Eh	LCDSE2 <sup>(1,2)</sup>	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	0000 0000	uuuu uuuu

x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTC. This register is only initialized by a POR or BOR reset and is unchanged by other Resets. Legend:

Note 1:

PIC16F914/917 only. 2:

Bit is read only; TRISE = 1 always. 3:

NOTES:

# 5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Note:	Additional information	on the Timer0
	module is available in	the "PICmicro®
	Mid-Range MCU Fa	mily Reference
	Manual" (DS33023).	

# 5.1 Timer0 Operation


Timer mode is selected by clearing the T0CS bit (OPTION\_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION\_REG<5>). In this mode, the Timer0 module will increment either on every rising or falling edge of pin RA4/C1OUT/T0CKI/SEG4. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION\_REG<4>). Clearing the T0SE bit selects the rising edge.

Note: Counter mode has specific external clock requirements. Additional information on these requirements is available in the "PICmicro® Mid-Range MCU Family Reference Manual" (DS33023).

### 5.2 Timer0 Interrupt

A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit (INTCON<2>). The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep, since the timer is shut off during Sleep.



# © 2004 Microchip Technology Inc.

**REGISTER 5-1:** 

#### 5.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
	bit 7							bit 0
bit 7	1 = PORT	B pull-ups a	up Enable bi are disabled are enabled	t by individual	port latch va	alues in WPI	JA register	
bit 6	1 = Interru	pt on rising	•	t 0/INT/SEG0 80/INT/SEG0				
bit 5	1 = Transi	tion on RA4	ource Selec I/C1OUT/T0 n cycle clocł	CKI/SEG4 pir	٦			
bit 4	1 = Increm	<b>T0SE:</b> TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/C1OUT/T0CKI/SEG4 pin 0 = Increment on low-to-high transition on RA4/C1OUT/T0CKI/SEG4 pin						
bit 3	1 = Presca		ned to the V	VDT ïmer0 modul	e			
bit 2-0	PS<2:0>:	Prescaler F	Rate Select b	oits				
		Bit Value	TMR0 Rate	WDT Rate <sup>(1</sup>	)			
	-	000 001 010 011 100 101 110	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128				

Note 1: A dedicated 16-bit WDT postscaler is available for the PIC16F91X. See Section 16.6 "Watchdog Timer (WDT)" for more information.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 5.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this data sheet. The prescaler assignment is controlled in software by the control bit PSA (OPTION\_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS<2:0> bits (OPTION\_REG<2:0>).

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

#### 5.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 5-1 and Example 5-2) must be executed when changing the prescaler assignment from Timer0 to WDT.

# EXAMPLE 5-1: CHANGING PRESCALER (TIMER0 $\rightarrow$ WDT)

		-
BCF CLRWDT	STATUS, RPO	;Bank 0 ;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		; prescaler
BSF	STATUS, RPO	;Bank 1
MOVLW	b'00101111'	Required if desired;
MOVWF	OPTION_REG	; PS2:PS0 is
CLRWDT		; 000 or 001
		;
MOVLW	b'00101xxx'	;Set postscaler to
MOVWF	OPTION_REG	; desired WDT rate
BCF	STATUS, RPO	;Bank 0
1		

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 5-2. This precaution must be taken even if the WDT is disabled.

# EXAMPLE 5-2: CHANGING PRESCALER (WDT $\rightarrow$ TIMER0)

CLRWDT		;Clear WDT and
BSF	STATUS, RPO	; prescaler ;Bank 1
MOVLW	b'xxxx0xxx'	;Select TMR0, ; prescale, and ; clock source
MOVWF BCF	OPTION_REG STATUS,RP0	; ;Bank 0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h	TMR0	Timer0 Mo	odule regis	ter						xxxx xxxx	uuuu uuuu
0Bh/10Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
81h	OPTION_REG	RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111

### TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

NOTES:

# 6.0 TIMER1 MODULE WITH GATE CONTROL


The PIC16F91X has a 16-bit timer. Figure 6-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- Readable and writable
- Internal or external clock selection
- Synchronous or asynchronous operation
- Interrupt-on-overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input:
  - Selectable gate source: T1G or C2 output (T1GSS)
  - Selectable gate polarity (T1GINV)
- · Optional LP oscillator

The Timer1 Control register (T1CON), shown in Register 6-1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

Note: Additional information on timer modules is available in the "*PICmicro® Mid-Range MCU Family Reference Manual*" (DS33023).

### FIGURE 6-1: TIMER1 ON THE PIC16F91X BLOCK DIAGRAM



## 6.1 Timer1 Modes of Operation

Timer1 can operate in one of three modes:

- 16-bit timer with prescaler
- 16-bit synchronous counter
- 16-bit asynchronous counter

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In the Timer1 module, the module clock can be gated by the Timer1 gate, which can be selected as either the T1G pin or Comparator 2 output.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC without CLKO), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge.

### 6.2 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 Interrupt Flag bit (PIR1<0>) is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 Interrupt Enable bit (PIE1<0>)
- PEIE bit (INTCON<6>)
- GIE bit (INTCON<7>)

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

#### FIGURE 6-2: TIMER1 INCREMENTING EDGE

# 6.3 Timer1 Prescaler


Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits (T1CON<5:4>) control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

# 6.4 Timer1 Gate

Timer1 gate source is software configurable to be the  $\overline{T1G}$  pin or the output of Comparator 2. This allows the device to directly time external events using  $\overline{T1G}$  or analog events using Comparator 2. See CMCON1 (Register 8-2) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D converter and many other applications. For more information on Delta-Sigma A/D converters, see the Microchip web site (www.microchip.com).

Note:	T1GE bit (T1CON<6>) must be set to use								
	either $\overline{T1G}$ or C2OUT as the Timer1 gate								
	source. See Register 8-2 for more								
	information on selecting the Timer1 gate								
	source.								

Timer1 gate can be inverted using the T1GINV bit (T1CON<7>), whether it originates from the T1G pin or Comparator 2 output. This configures Timer1 to measure either the active-high or active-low time between events.



# PIC16F91X

REGISTER 6-1:	T1CON – TIMER1 CONTROL REGISTER (ADDRESS: 10h)
	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
	T1GINV T1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON
	bit 7 bit 0
bit 7	T1GINV: Timer1 Gate Invert bit <sup>(1)</sup>
	1 = Timer1 gate is inverted
	0 = Timer1 gate is not inverted
bit 6	<b>T1GE:</b> Timer1 Gate Enable bit <sup>(2)</sup> <u>If TMR1ON = 0:</u>
	This bit is ignored.
	<u>If TMR1ON = 1:</u> 1 = Timer1 gate is enabled
	0 = Timer1 gate is disabled
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale Value
	10 = 1:4 Prescale Value 01 = 1:2 Prescale Value
	00 = 1:1 Prescale Value
bit 3	T1OSCEN: LP Oscillator Enable Control bit
	If INTOSC without CLKO oscillator is active:
	1 = LP oscillator is enabled for Timer1 clock 0 = LP oscillator is off
	<u>Else:</u>
	This bit is ignored.
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Control bit
	<u>TMR1CS = 1:</u> 1 = Do not synchronize external clock input
	0 = Synchronize external clock input
	$\underline{TMR1CS} = 0$
	This bit is ignored. Timer1 uses the internal clock.
bit 1	<b>TMR1CS</b> : Timer1 Clock Source Select bit 1 = External clock from RC5/T1CKI/CCP1/SEG10 pin or T1OSC (on the rising edge)
	0 = Internal clock (Fosc/4)
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1
	Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
	2: T1GE bit must be set to use either T1G pin or C2OUT, as selected by the T1GSS bit (CMCON1<1>), as a Timer1 gate source.
	Legend:
	$R = Readable bit \qquad W = Writable bit \qquad U = Unimplemented bit, read as '0'$

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# 6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt-on-overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

- Note: The ANSEL (91h) and CMCON0 (9Ch) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.
- 6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples in the "*PICmicro<sup>®</sup> Mid-Range MCU Family Reference Manual*" (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

# 6.6 TIMER1 OSCILLATOR

To minimize the multiplexing of peripherals on the I/O ports, the dedicated TMR1 oscillator, which is normally used for TMR1 real time clock applications, is eliminated. Instead, the TMR1 module can enable the LP oscillator.

If the microcontroller is programmed to run from INTOSC with no CLKO or LP oscillator:

- Setting the T1OSCEN bit to '1' will enable the LP oscillator to clock TMR1 while the microcontroller is clocked from either the INTOSC or LP oscillator. Note that the T1OSC and LP oscillators share the same circuitry. Therefore, when LP oscillator is selected and T1OSC is enabled, both the microcontroller and the Timer1 module share the same clock source.
- Sleep mode does not shut off the LP oscillator operation (i.e., if the INTOSC oscillator runs the microcontroller, and T1OSCEN = 1 (TMR1 is running from the LP oscillator), then the LP oscillator will continue to run during Sleep mode.

In all oscillator modes **except** for INTOSC with no CLKOUT and LP, the T1OSC enable option is unavailable and is ignored.

**Note:** When INTOSC without CLKO oscillator is selected and T1OSCEN = 1, the LP oscillator will run continuously independent of the TMR1ON bit.

# 6.7 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCP1M<3:0> = 1011), this signal will reset Timer1.

**Note:** The special event triggers from the CCP1 and CCP2 modules will not set interrupt flag bit, TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

# 6.8 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other Reset, except by the CCP1 and CCP2 special event triggers.

T1CON register is reset to 00h on a Power-on Reset, or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

# 6.9 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- Timer1 must be on (T1CON<0>)
- TMR1IE bit (PIE1<0>) must be set
- PEIE bit (INTCON<6>) must be set

The device will wake-up on an overflow. If the GIE bit (INTCON<7>) is set, the device will wake-up and jump to the Interrupt Service Routine (0004h) on an overflow. If the GIE bit is clear, execution will continue with the next instruction.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,	e on BOR	all c	e on other sets
0Bh/ 8Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000	000x	0000	000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Eh	TMR1L	Holding F	Register fo	r the Least	Significant E	Byte of the 1	6-bit TMR	1 Register		xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding F	Register fo	r the Most S	Significant B	yte of the 16	6-bit TMR1	Register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	T1GINV	T1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000	0000	uuuu	uuuu
1Ah	CMCON1	_	_	_	_	—	_	T1GSS	C2SYNC		10		10
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER1

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

# 7.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)

bit bit

bit

bit

- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2

Timer2 has a control register shown in Register 7-1. TMR2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption. Figure 7-1 is a simplified block diagram of the Timer2 module. The prescaler and postscaler selection of Timer2 are controlled by this register.

# 7.1 Timer2 Operation

Timer2 can be used as the PWM time base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPSx (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · A write to the TMR2 register
- · A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

#### REGISTER 7-1: T2CON – TIMER2 CONTROL REGISTER (ADDRESS: 12h)

· · ·	12001		CONTROL	ILCIOI LI		<b>5.</b> 1211)		
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit 7							bit 0
t 7	Unimple	mented: Re	ad as '0'					
t 6-3	TOUTPS	<3:0>: Time	r2 Output Po	stscale Selec	ct bits			
		1 Postscale 2 Postscale						
	•							
	•							
	1111 <b>=1</b>	:16 Postscale	e					
t 2	TMR2ON	I: Timer2 On	bit					
	1 = Time 0 = Time							
t 1-0	T2CKPS	<1:0>: Time	r2 Clock Pres	scale Select b	oits			
	01 =Pres	scaler is 1 scaler is 4 scaler is 16						
	Legend:							

Legenu.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			


# 7.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

#### FIGURE 7-1: TIMER2 BLOCK DIAGRAM

# 7.3 Timer2 Output

The output of TMR2 (before the postscaler) is fed to the SSP module, which optionally uses it to generate the shift clock.



Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
11h	TMR2	Holding Register for the 8-bit TMR2 Register								0000 0000	0000 0000
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
92h	PR2 Timer2 Period Register							1111 1111	1111 1111		

#### TABLE 7-1:REGISTERS ASSOCIATED WITH TIMER2

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

NOTES:

# 8.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with I/O port pins RA<3:0>, while the outputs are multiplexed to pins RA<5:4>. An on-chip Comparator Voltage Reference (CVREF) can also be applied to the inputs of the comparators.

The CMCON0 register (Register 8-1) controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 8-3.

REGISTER 8-1:	CMCON0 – COMPARATOR CONFIGURATION REGISTER (ADDRESS: 9Ch)
REGISTER 0-1.	CINCOIND - COMPARATOR CONTIGURATION REGISTER (ADDRESS. SCII)

					•		•
	-						R/W-0
	C1001	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7							bit 0
C2OUT: Co	omparator 2	Output bit					
-	-						
	-	VIN-					
		Vin-					
	-						
<b>C1OUT:</b> Co	omparator 1	Output bit					
When C1IN	<u>IV</u> = 0:						
-	-						
		Vin-					
		Vin-					
	-						
C2INV: Co	mparator 2 (	Dutput Inve	rsion bit				
1 = C2 Ou	tput inverted	ł					
0 = C2 Ou	tput not inve	erted					
	•		rsion bit				
	•						
-	-						
			/AN3/C1+/\/F	EF+/SEG15			
-							
0 = C	1 VIN- conne	ects to RA0/	AN0/C1-/SE	G12			
			AN1/C2-/SE	G7			
-							
				•			
	•			<2:0> bit set	ttings.		
Note 1:	Setting a p	in to an an	alog input a	utomaticallv	disables th	ne digital inc	out circuitry.
	weak pull i	ups, and int	errupt-on-ch	ange if ava	ilable. The	correspondi	ng TRIS bit
	R-0         C2OUT         bit 7         C2OUT: Cold $1 = C$ : $0 = C$ :         When C2IN $0 = C$ : $1 = C$ :         C1OUT: Cold         When C1IN $1 = C$ $0 = C$ When C1IN $1 = C$ $0 = C$ When C1IN $0 = C$ $0 = C$ When C1IN $0 = C$	R-0R-0C2OUTC1OUTbit 7C2OUT: Comparator 2 $\frac{When C2INV}{1} = 0$ : $1 = C2$ VIN+ > C2 $0 = C2$ VIN+ < C2	R-0R-0R/W-0C2OUTC1OUTC2INVbit 7C2OUT: Comparator 2 Output bit $\frac{When C2INV}{1} = 0$ : $1 = C2$ VIN+ > C2 VIN- $0 = C2$ VIN+ < C2 VIN-	R-0R-0R/W-0R/W-0C2OUTC1OUTC2INVC1INVbit 7C2OUT: Comparator 2 Output bit $\frac{When C2INV}{1} = 0$ : $1 = C2$ VIN+ > C2 VIN- $0 = C2$ VIN+ > C2 VIN- $0 = C2$ VIN+ > C2 VIN- $1 = C2$ VIN+ > C2 VIN- $1 = C2$ VIN+ < C2 VIN-	R-0R-0R/W-0R/W-0R/W-0 $C2OUT$ $C1OUT$ $C2INV$ $C1INV$ $CIS$ bit 7C2OUT: Comparator 2 Output bitWhen $C2INV = 0$ :1 = $C2 VIN+ > C2 VIN-0 = C2 VIN+ > C2 VIN-0 = C2 VIN+ > C2 VIN-1 = C2 VIN+ > C2 VIN-1 = C2 VIN+ > C2 VIN-1 = C2 VIN+ < C2 VIN-$	R-0R-0R/W-0R/W-0R/W-0R/W-0 $\boxed{C2OUT}$ $\boxed{C1OUT}$ $\boxed{C2INV}$ $\boxed{C1INV}$ $\boxed{CIS}$ $\boxed{CM2}$ bit 7C2OUT: Comparator 2 Output bitWhen $\boxed{C2INV} = 0$ : $1 = \boxed{C2}$ $\boxed{VIN} + \boxed{C2}$ $\boxed{VIN} + \boxed{C2}$ $0 = \boxed{C2}$ $\boxed{VIN} + \boxed{C2}$ $VIN + \boxed{C1}$ <tr< td=""><td>C2OUTC1OUTC2INVC1INVCISCM2CM1bit 7C2OUT: Comparator 2 Output bit<math>\frac{When C2INV = 0:}{1 = C2 VIN+ &gt; C2 VIN-}{0 = C2 VIN+ &lt; C2 VIN-}{0 = C2 VIN+ &lt; C2 VIN-}{1 = C1 VIN+ &lt; C1 VIN-}{0 = C1 VIN+ &lt; C1 VIN-}{0 = C1 VIN+ &lt; C1 VIN-}{1 = C1 VIN- </math></td>C2INV: Comparator 2 Output Inversion bit1 = C1 VIN- C1 CIN+ C1 UIN+ &lt; C1 VIN-</tr<>	C2OUTC1OUTC2INVC1INVCISCM2CM1bit 7C2OUT: Comparator 2 Output bit $\frac{When C2INV = 0:}{1 = C2 VIN+ > C2 VIN-}{0 = C2 VIN+ < C2 VIN-}{0 = C2 VIN+ < C2 VIN-}{1 = C1 VIN+ < C1 VIN-}{0 = C1 VIN+ < C1 VIN-}{0 = C1 VIN+ < C1 VIN-}{1 = C1 VIN- $

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 8.1 Comparator Operation

A single comparator is shown in Figure 8-1 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 8-1 represent the uncertainty due to input offsets and response time.

Note:	To use CIN+ and CIN- pins as analog
	inputs, the appropriate bits must be
	programmed in the CMCON0 (9Ch)
	register.

The polarity of the comparator output can be inverted by setting the CxINV bits (CMCON0<5:4>). Clearing CxINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 8-1.


TABLE 8-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	CxOUT
VIN- > VIN+	0	0
Vin- < Vin+	0	1
VIN- > VIN+	1	1
VIN- < VIN+	1	0

FIGURE 8-2:	ANALOG	INPL	JT	MODEL


#### FIGURE 8-1:

#### SINGLE COMPARATOR



# 8.2 Analog Input Connection Considerations


A simplified circuit for an analog input is shown in Figure 8-2. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage.



# 8.3 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON0 register is used to select these modes. Figure 8-3 shows the eight possible modes. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 19.0** "**Electrical Specifications**".

**Note:** Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.




A = Analog Input, port reads zeros always.


D = Digital Input.

CIS (CMCON0<3>) is the computer Input Switch.

#### FIGURE 8-4: MODIFIED COMPARATOR C1 OUTPUT BLOCK DIAGRAM







x = Bit is unknown

REGISTER 8-2:	CMCON1 –	CMCON1 – COMPARATOR CONFIGURATION REGISTER (ADDRESS: 97h)								
	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0		
	—	_	_	_	_		T1GSS	C2SYNC		
	bit 7 bit 0									
bit 7-2:	Unimplemented: Read as '0'									
bit 1	T1GSS: Timer1 Gate Source Select bit									
	<ul> <li>1 = Timer1 gate source is T1G pin (RC4 must be configured as digital input)</li> <li>0 = Timer1 gate source is Comparator 2 Output</li> </ul>									
bit 0	C2SYNC: C	omparator	2 Synchroni	ze bit						
	<ul> <li>1 = C2 output synchronized with falling edge of Timer1 clock</li> <li>0 = C2 output not synchronized with Timer1 clock</li> </ul>									
	Legend:									
	R = Readab	le bit	W = W	ritable bit	U = Unim	plemented l	bit, read as '	0'		

'1' = Bit is set

### 8.4 Comparator Outputs

The comparator outputs are read through the CMCON0 register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexers in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 8-4 and Figure 8-5 show the output block diagram for Comparator 1 and 2.

- n = Value at POR

The TRIS bits will still function as an output enable/disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C1INV and C2INV bits (CMCON0<5:4>).

Timer1 gate source can be configured to use the  $\overline{11G}$  pin or Comparator 2 output as selected by the T1GSS bit (CMCON1<1>). This feature can be used to time the duration or interval of analog events. The output of Comparator 2 can also be synchronized with Timer1 by setting the C2SYNC bit (CMCON1<0>). When enabled, the output of Comparator 2 is latched on the falling edge of Timer1 clock source. If a prescaler is used with Timer1, Comparator 2 is latched after the prescaler. To prevent a race condition, the Comparator 2 output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See (Figure 8-5), Comparator 2 Block Diagram and (Figure 6-1), Timer1 Block Diagram for more information.

It is recommended to synchronize Comparator 2 with Timer1 by setting the C2SYNC bit when Comparator 2 is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if Comparator 2 changes during an increment.

### 8.5 Comparator Interrupts

'0' = Bit is cleared

The comparator interrupt flags are set whenever there is a change in the output value of its respective comparator. Software will need to maintain information about the status of the output bits, as read from CMCON0<7:6>, to determine the actual change that has occurred. The CxIF bits, PIR2<6:5>, are the Comparator Interrupt flags. This bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CxIE bits (PIE2<6:5>) and the PEIE bit (INTCON<6>) must be set to enable the interrupts. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CxIF bits will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON0. This will end the mismatch condition.
- b) Clear flag bit CxIF

A mismatch condition will continue to set flag bit CxIF. Reading CMCON0 will end the mismatch condition and allow flag bits CxIF to be cleared.

Note: If a change in the CMCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF (PIR2<6:5>) interrupt flag may not get set.

# 8.6 Comparator Reference

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The VRCON register, Register 8-3, controls the voltage reference module shown in Figure 8-6.

# 8.6.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels; 16 in a high range and 16 in a low range.

The following equation determines the output voltages:

#### **EQUATION 8-1:**


VRR = 1 (low range): CVREF = (VR3:VR0/24) x VDD VRR = 0 (high range): CVREF = (VDD/4) + (VR3:VR0 x VDD/32)

#### 8.6.2 VOLTAGE REFERENCE ACCURACY/ERROR

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-6) keep CVREF from approaching VSS or VDD. The exception is when the module is disabled by clearing the VREN bit (VRCON<7>). When disabled, the reference voltage is VSS when VR<3:0> = 0000. This allows the comparators to detect a zero-crossing and not consume CVREF module current.

The voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the comparator voltage reference can be found in **Section 19.0 "Electrical Specifications"**.





# 8.7 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 19-10).

# 8.8 Operation During Sleep

The comparators and voltage reference, if enabled before entering Sleep mode, remain active during Sleep. This results in higher Sleep currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in Sleep mode, turn off the comparator, CM<2:0> = 111, and voltage reference, VRCON<7> = 0.

While the comparator is enabled during Sleep, an interrupt will wake-up the device. If the GIE bit (INTCON<7>) is set, the device will jump to the interrupt vector (0004h), and if clear, continues execution with the next instruction. If the device wakes up from Sleep, the contents of the CMCON0, CMCON1 and VRCON registers are not affected.

# 8.9 Effects of a Reset

A device Reset forces the CMCON0, CMCON1 and VRCON registers to their Reset states. This forces the comparator module to be in the Comparator Reset mode, CM<2:0> = 000 and the voltage reference to its off state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.

# PIC16F91X

REGISTER 8-3:	VRCON – VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 9Dh)									
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	VREN	_	VRR	—	VR3	VR2	VR1	VR0		
	bit 7				·			bit 0		
bit 7	1 = CVREF	VREN: CVREF Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down, no IDD drain and CVREF = VSS.								
bit 6	Unimplem	Unimplemented: Read as '0'								
bit 5	VRR: CVREF Range Selection bit 1 = Low range 0 = High range									
bit 4	Unimplem	ented: Read	<b>d as</b> '0'							
bit 3-0	<b>VR&lt;3:0&gt;:</b> CVREF value selection $0 \le VR<3:0> \le 15$ When VRR = 1: CVREF = (VR<3:0>/24) * VDD When VRR = 0: CVREF = VDD/4 + (VR<3:0>/32) * VDD									
	Legend:									
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'		
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown		

#### TABLE 8-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
0Dh	PIR2	OSFIF	C2IF	C1IF	LCDIF	—	LVDIF	—	CCP2IF	0000 -0-0	0000 -0-0
9Ch	CMCON0	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
1Ah	CMCON1	—	—	—	_	—	—	T1GSS	C2SYNC	10	10
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
8Dh	PIE2	OSFIE	C2IE	C1IE	LCDIE	—	LVDIE	_	CCP2IE	0000 -0-0	0000 -0-0
99h	VRCON	VREN		VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the comparator or Comparator Voltage Reference module.

# 9.0 LIQUID CRYSTAL DISPLAY (LCD) DRIVER MODULE

The Liquid Crystal Display (LCD) driver module generates the timing control to drive a static or multiplexed LCD panel. In the PIC16F914/917 devices (PIC16F914/917), the module drives the panels of up to four commons and up to 24 segments and in the PIC16F913/916 devices (PIC16F913/916), the module drives the panels of up to four commons and up to 16 segments. It also provides control of the LCD pixel data.

The LCD driver module supports:

- Direct driving of LCD panel
- Three LCD clock sources with selectable prescaler
- Up to four commons:
  - Static
  - 1/2 multiplex
  - 1/3 multiplex
- 1/4 multiplex
- Up to 24 (in PIC16F914/917 devices)/16 (in PIC16F913/916 devices) segments
- Static, 1/2 or 1/3 LCD Bias

The module has 32 registers:

- LCD Control Register (LCDCON)
- LCD Phase Register (LCDPS)
- Three LCD Segment Enable Registers (LCDSE<2:0>)
- 24 LCD Data Registers (LCDDATA<11:0>)

The LCDCON register, shown in Register 9-1, controls the operation of the LCD driver module. The LCDPS register, shown in Register 9-2, configures the LCD clock source prescaler and the type of waveform; Type-A or Type-B. The LCDSE<2:0> registers configure the functions of the port pins:

- LCDSE0 SE<7:0>
- LCDSE1 SE<15:8>
- LCDSE2 SE<23:16>

As an example, LCDSEn is detailed in Register 9-3.

Note:	The LCDSE2 register is not implemented
	in PIC16F913/916 devices.

Once the module is initialized for the LCD panel, the individual bits of the LCDDATA<11:0> registers are cleared/set to represent a clear/dark pixel, respectively:

- LCDDATA0 SEG7COM0:SEG0COM0
- LCDDATA1 SEG15COM0:SEG8COM0
- LCDDATA2 SEG23COM0:SEG16COM0
- LCDDATA3 SEG7COM1:SEG0COM1
- LCDDATA4 SEG15COM1:SEG8COM1
- LCDDATA5 SEG23COM1:SEG16COM1
- LCDDATA6 SEG7COM2:SEG0COM2
- LCDDATA7 SEG15COM2:SEG8COM2
- LCDDATA8 SEG23COM2:SEG16COM2
- LCDDATA9 SEG7COM3:SEG0COM3
- LCDDATA10 SEG15COM3:SEG8COM3
- LCDDATA11 SEG23COM3:SEG16COM3


As an example, LCDDATAx is detailed in Register 9-4.

Once the module is configured, the LCDEN (LCDCON<7>) bit is used to enable or disable the LCD module. The LCD panel can also operate during Sleep by clearing the SLPEN (LCDCON<6>) bit.

Note: Writing into the registers LCDDATA2, LCDDATA5, LCDDATA8 and LCDDATA11 in PIC16F913/916 devices will not affect the status of any pixel and these registers can be used as General Purpose Registers.

# PIC16F91X





REGISTER 9-1:	LCDCON-	LIQUIDC	RYSTALC	ISPLAYC	ONTROL	REGISTER	(ADDRE	SS:107h)		
	R/W-0	R/W-0	R/C-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-1		
	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0		
	bit 7							bit 0		
bit 7	LCDEN: LC	CDEN: LCD Driver Enable bit								
	1 = LCD dri									
	0 = LCD dri	= LCD driver module is disabled								
bit 6	SLPEN: LC	PEN: LCD Driver Enable in Sleep mode bit								
		. = LCD driver module is disabled in Sleep mode								
	0 = LCD dri	) = LCD driver module is enabled in Sleep mode								
bit 5	WERR: LCI	WERR: LCD Write Failed Error bit								
		•		ile LCDPS<	WA> = 0 (n	nust be clear	red in softw	vare)		
	0 = No LCC	) write error								
bit 4	VLCDEN: L	CD Bias Vo	oltage Pins	Enable bit						
	1 = VLCD p									
	0 = VLCD p	oins are disa	abled							
bit 3-2	CS<1:0>: (	CS<1:0>: Clock Source Select bits								
	00 = Fosc/3	00 = FOSC/8192								
	01 = T13CKI (Timer1)/32									
	1x = INTOSC (31.25 kHz)/32									
bit 1-0	LMUX<1:0>: Commons Select bits									
				Max	imum	Maximu	ım			

LMUX<1:0>	Multiplex	Maximum Number of Pixels (PIC16F913/916)	Maximum Number of Pixels (PIC16F914/917)	Bias
00	Static (COM0)	16	24	Static
01	1/2 (COM<1:0>)	32	48	1/2 or 1/3
10	1/3 (COM<2:0>)	48	72	1/2 or 1/3
11	1/4 (COM<3:0>)	60 <sup>(1)</sup>	96	1/3

On PIC16F913/916 devices, COM3 and SEG15 are shared on one pin, limiting the Note 1: device from driving 64 pixels.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
C = Only clearable bit	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
- n = Value at POR			

# PIC16F91X

REGISTER 9-2:	LCDPS –	LCD PRESC	ALER SE		GISTER (	ADDRESS:	: 108h)	
	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0
	bit 7							bit 0
bit 7		eform Type Se						
		3 waveform (p A waveform (p						
bit 6		Bias Mode Se	-					
	When LMI	JX<1:0> = 00:	-					
		Bias mode (do JX<1:0> = 01:		s bit to '1')				
	1 = 1/2 Bia							
	0 = 1/3 Bia <u>When LMI</u>	as mode JX<1:0> = 10:	<u>.</u>					
	1 = 1/2 Bia							
	0 = 1/3 Bia When I MI	as mode JX<1:0> = 11:						
		as mode (do n		it to '1')				
bit 5	LCDA: LC	D Active Statu	ıs bit					
		river module is						
		river module is						
bit 4	-	Write Allow Sta			a d			
		nto the LCDD, nto the LCDD,						
bit 3-0		LCD Prescale	-					
	1111 <b>= 1</b> :'	-						
	1110 = 1:							
	1101 = 1: 1100 = 1:							
	1011 <b>= 1</b> :	12						
	1010 = 1: 1001 = 1:							
	1001 = 1. 1000 = 1.9	-						
	0111 <b>= 1</b> :8							
	0110 = 1:							
	0101 = 1:6 0100 = 1:5							
	0011 = <b>1</b> :4	4						
	0010 = 1:3 0001 = 1:2							
	0001 = 1.2 0000 = 1.2							
	Legend:							
	R = Reada		W = Wr	itable bit	U = Unin	nplemented	bit, read as '	כי
	- n = Value	e at POR	'1' = Bit	is set	'0' = Bit i	s cleared	x = Bit is ur	nknown

#### REGISTER 9-3: LCDSEn – LCD SEGMENT REGISTERS (ADDRESS: 11Ch, 11Dh OR 11Eh)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SEn   |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7-0 **SEn:** Segment Enable bits

1 = Segment function of the pin is enabled

0 = I/O function of the pin is enabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	own

**REGISTER 9-4:** 

# -4: LCDDATAx – LCD DATA REGISTERS (ADDRESS: 110h-119h, 11Ah, 11Bh)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SEGx- |
| COMy  |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7-0 SEGx-COMy: Pixel On bits

1 = Pixel on (dark)

0 = Pixel off (clear)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 9.1 LCD Clock Source Selection

The LCD driver module has 3 possible clock sources:

- Fosc/8192
- T13CKI-Clock/32
- INTOSC/32

The first clock source is the system clock divided by 8192 (Fosc/8192). This divider ratio is chosen to provide about 1 kHz output when the system clock is 8 MHz. The divider is not programmable. Instead, the LCD prescaler bits, LCDPS<3:0>, are used to set the LCD frame clock rate.

The second clock source is the Timer1 oscillator/32. This also gives about 1 kHz when a 32.768 kHz crystal is used with the Timer1 oscillator. To use the Timer1 oscillator as a clock source, the T1OSCEN (T1CON<3>) bit should be set.

The third clock source is a 31.25 kHz internal RC oscillator/32 (LFINTOSC), which provides approximately 1 kHz output.

The second and third clock sources may be used to continue running the LCD while the processor is in Sleep.

Using the bits, CS<1:0> (LCDCON<3:2>), any of these clock sources can be selected.

### 9.1.1 LCD PRESCALER

A 16-bit counter is available as a prescaler for the LCD clock. The prescaler is not directly readable or writable; its value is set by the LP<3:0> bits (LCDPS<3:0>), which determine the prescaler assignment and prescale ratio.

The prescale values from 1:1 through 1:16.

# 9.2 LCD Bias Types

The LCD driver module can be configured into three bias types:


- Static Bias (2 voltage levels: Vss and VDD)
- 1/2 Bias (3 voltage levels: Vss, 1/2 VDD and VDD)
- 1/3 Bias (4 voltage levels: Vss, 1/3 VDD, 2/3 VDD and VDD)

This module uses an external resistor ladder to generate the LCD bias voltages.

The external resistor ladder should be connected to the Bias 1 pin, Bias 2 pin, Bias 3 pin and Vss. The Bias 3 pin should also be connected to VDD.

Figure 9-2 shows the proper way to connect the resistor ladder to the Bias pins.

Note: VLCD pins used to supply LCD bias voltage are enabled on power-up (POR) and must be disabled by the user by clearing LCDCON<4>, the VLCDEN bit, (see Register 9-1).



# FIGURE 9-2: LCD BIAS RESISTOR LADDER CONNECTION DIAGRAM

#### 9.3 LCD Multiplex Types

The LCD driver module can be configured into four multiplex types:

- Static (only COM0 used)
- 1/2 multiplex (COM0 and COM1 are used)
- 1/3 multiplex (COM0, COM1 and COM2 are used)
- 1/4 multiplex (all COM0, COM1, COM2 and COM3 are used)

The LMUX<1:0> setting decides the function of RB5, RA2 or either RA3 or RD0 pins (see Table 9-1 for details).

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. If the pin is a COM drive, then the TRIS setting of that pin is overridden.

Note:	On a Power-on Reset, the LMUX<1:0>
	bits are '11'.

TABLE 9-1: RA3, RA2, RB5 FUNCTION

LMUX <1:0>	RA3/RD0 <sup>(1)</sup>	RA2	RB5
00	Digital I/O	Digital I/O	Digital I/O
01	Digital I/O	Digital I/O	COM1 Driver
10	Digital I/O	COM2 Driver	COM1 Driver
11	COM3 Driver	COM2 Driver	COM1 Driver

Note 1: RA3 for PIC16F913/916, RD0 for PIC16F914/917

#### 9.4 Segment Enables

The LCDSEn registers are used to select the pin function for each segment pin. The selection allows each pin to operate as either an LCD segment driver or as one of the pin's alternate functions. To configure the pin as a segment pin, the corresponding bits in the LCDSEn registers must be set to '1'.

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. Any bit set in the LCDSEn registers overrides any bit settings in the corresponding TRIS register.

Note:	On a Power-on Reset, these pins are
	configured as digital I/O.

#### 9.5 Pixel Control

The LCDDATAx registers contain bits which define the state of each pixel. Each bit defines one unique pixel.

Register 9-4 shows the correlation of each bit in the LCDDATAx registers to the respective common and segment signals.

Any LCD pixel location not being used for display can be used as general purpose RAM.

#### 9.6 LCD Frame Frequency

The rate at which the COM and SEG outputs change is called the LCD frame frequency.

TABLE 9-2:	FRAME FREQUENCY
	FORMULAS


Multiplex	Frame Frequency =
Static	Clock source/(4 x 1 x (LP<3:0> + 1))
1/2	Clock source/(2 x 2 x (LP<3:0> + 1))
1/3	Clock source/(1 x 3 x (LP<3:0> + 1))
1/4	Clock source/(1 x 4 x (LP<3:0> + 1))
Mater	Ola ala any man in Fana (0400 T4000/00 an

Note: Clock source is FOSC/8192, T1OSC/32 or LFINTOSC/32.

# TABLE 9-3:APPROXIMATE FRAME<br/>FREQUENCY (IN Hz) USING<br/>Fosc @ 8 MHz, TIMER1 @<br/>32.768 kHz OR INTOSC

LP<3:0>	Static	1/2	1/3	1/4
2	85	85	114	85
3	64	64	85	64
4	51	51	68	51
5	43	43	57	43
6	37	37	49	37
7	32	32	43	32

#### FIGURE 9-3: LCD CLOCK GENERATION



9	-4:		LC	DS	SEC	SME	ENT	M	APF	PIN	g v	VOF	RKS	βHE	ET										
Alternate	Functions	INT				C10UT/T0CKI	C2OUT/AN4/ <u>SS</u>		AN1	RX/DT/SDI/SDA	TX/CK/SCK/SCL	T1CKI/CCP1	<u>T1G</u> /SDO	ANO	ICSPDAT/ICDDAT	ICSPCK/ICDCK	AN3/VREF+						AN5	ANG	AN7
PORT		RB0	RB1	RB2	RB3	RA4	RA5	RC3	RA1	RC7	RC6	RC5	RC4	RA0	RB7	RB6	RA3	RD3	RD4	RD5	RD6	RD7	REO	RE1	RE2
Pin No.	28/40-pin	21/33	22/34	23/35	24/36	6/6	7/7	14/18	3/3	18/26	17/25	16/24	15/23	2/2	28/40	27/39	5/5	-/26	-/27	-/28	-/29	-/30	-/8	6/-	-/10
~	LCD Segment																								
COM3	LCDDATAx Address	LCDDATA9, 0	LCDDATA9, 1	LCDDATA9, 2	LCDDATA9, 3	LCDDATA9, 4	LCDDATA9, 5	LCDDATA9, 6	LCDDATA9, 7	LCDDATA10, 0	LCDDATA10, 1	LCDDATA10, 2	LCDDATA10, 3	LCDDATA10, 4	LCDDATA10, 5	LCDDATA10, 6	LCDDATA10, 7	LCDDATA11, 0	LCDDATA11, 1	LCDDATA11, 2	LCDDATA11, 3	LCDDATA11, 4	LCDDATA11, 5	LCDDATA11, 6	LCDDATA11, 7
2	LCD Segment																								
COM2	LCDDATAx Address	LCDDATA6, 0	LCDDATA6, 1	LCDDATA6, 2	LCDDATA6, 3	LCDDATA6, 4	LCDDATA6, 5	LCDDATA6, 6	LCDDATA6, 7	LCDDATA7, 0	LCDDATA7, 1	LCDDATA7, 2	LCDDATA7, 3	LCDDATA7, 4	LCDDATA7, 5	LCDDATA7, 6	LCDDATA7, 7	LCDDATA8, 0	LCDDATA8, 1	LCDDATA8, 2	LCDDATA8, 3	LCDDATA8, 4	LCDDATA8, 5	LCDDATA8, 6	LCDDATA8, 7
Σ	LCD Segment																								
COM1	LCDDATAx Address	LCDDATA3, 0	LCDDATA3, 1	LCDDATA3, 2	LCDDATA3, 3	LCDDATA3, 4	LCDDATA3, 5	LCDDATA3, 6	LCDDATA3, 7	LCDDATA4, 0	LCDDATA4, 1	LCDDATA4, 2	LCDDATA4, 3	LCDDATA4, 4	LCDDATA4, 5	LCDDATA4, 6	LCDDATA4, 7	LCDDATA5, 0	LCDDATA5, 1	LCDDATA5, 2	LCDDATA5, 3	LCDDATA5, 4	LCDDATA5, 5	LCDDATA5, 6	LCDDATA5, 7
10	LCD Segment																								
COMO	LCDDATAx Address	LCDDATA0, 0	LCDDATA0, 1	LCDDATA0, 2	LCDDATA0, 3	LCDDATA0, 4	LCDDATA0, 5	LCDDATA0, 6	LCDDATA0, 7	LCDDATA1, 0	LCDDATA1, 1	LCDDATA1, 2	LCDDATA1, 3	LCDDATA1, 4	LCDDATA1, 5	LCDDATA1, 6	LCDDATA1, 7	LCDDATA2, 0	LCDDATA2, 1	LCDDATA2, 2	LCDDATA2, 3	LCDDATA2, 4	LCDDATA2, 5	LCDDATA2, 6	LCDDATA2, 7
LCD	runction .	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	SEG8	SEG9	SEG10	SEG11	SEG12	SEG13	SEG14	SEG15	SEG16	SEG17	SEG18	SEG19	SEG20	SEG21	SEG22	SEG23

#### DS41250B-page 109

#### 9.7 LCD Waveform Generation

LCD waveforms are generated so that the net AC voltage across the dark pixel should be maximized and the net AC voltage across the clear pixel should be minimized. The net DC voltage across any pixel should be zero.

The COM signal represents the time slice for each common, while the SEG contains the pixel data.


The pixel signal (COM-SEG) will have no DC component and it can take only one of the two rms values. The higher rms value will create a dark pixel and a lower rms value will create a clear pixel.


As the number of commons increases, the delta between the two rms values decreases. The delta represents the maximum contrast that the display can have. The LCDs can be driven by two types of waveform: Type-A and Type-B. In Type-A waveform, the phase changes within each common type, whereas in Type-B waveform, the phase changes on each frame boundary. Thus, Type-A waveform maintains 0 VDC over a single frame, whereas Type-B waveform takes two frames.


- Note 1: If Sleep has to be executed with LCD Sleep enabled (LCDCON<SLPEN> is '1'), then care must be taken to execute Sleep only when VDc on all the pixels is '0'.
  - 2: When the LCD clock source is FOSC/8192, if Sleep is executed, irrespective of the LCDCON<SLPEN> setting, the LCD goes into Sleep. Thus, take care to see that VDC on all pixels is '0' when Sleep is executed.


Figure 9-5 through Figure 9-15 provide waveforms for static, half-multiplex, one-third-multiplex and quarter-multiplex drives for Type-A and Type-B waveforms.

#### FIGURE 9-5: TYPE-A/TYPE-B WAVEFORMS IN STATIC DRIVE


























© 2004 Microchip Technology Inc.



#### FIGURE 9-13: TYPE-B WAVEFORMS IN 1/3 MUX, 1/3 BIAS DRIVE







#### 9.8 LCD Interrupts


The LCD timing generation provides an interrupt that defines the LCD frame timing. This interrupt can be used to coordinate the writing of the pixel data with the start of a new frame. Writing pixel data at the frame boundary allows a visually crisp transition of the image. This interrupt can also be used to synchronize external events to the LCD.

A new frame is defined to begin at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a fixed interval before the frame boundary (TFINT), as shown in Figure 9-16. The LCD controller will begin to access data for the next frame within the interval from the interrupt to when the controller begins to access data after the interrupt (TFWR). New data must be written within TFWR, as this is when the LCD controller will begin to access the data for the next frame. When the LCD driver is running with Type-B waveforms and the LMUX<1:0> bits are not equal to '00', there are some additional issues that must be addressed. Since the DC voltage on the pixel takes two frames to maintain zero volts, the pixel data must not change between subsequent frames. If the pixel data were allowed to change, the waveform for the odd frames would not necessarily be the complement of the waveform generated in the even frames and a DC component would be introduced into the panel. Therefore, when using Type-B waveforms, the user must synchronize the LCD pixel updates to occur within a subframe after the frame interrupt.

To correctly sequence writing while in Type-B, the interrupt will only occur on complete phase intervals. If the user attempts to write when the write is disabled, the WERR (LCDCON<5>) bit is set.

Note: The interrupt is not generated when the Type-A waveform is selected and when the Type-B with no multiplex (static) is selected.

FIGURE 9-16: WAVEFORMS AND INTERRUPT TIMING IN QUARTER-DUTY CYCLE DRIVE (EXAMPLE – TYPE-B, NON-STATIC)



#### 9.9 Operation During Sleep

The LCD module can operate during Sleep. The selection is controlled by bit SLPEN (LCDCON<6>). Setting the SLPEN bit allows the LCD module to go to Sleep. Clearing the SLPEN bit allows the module to continue to operate during Sleep.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will cease all functions and go into a very low current consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 9-17 shows this operation.

To ensure that no DC component is introduced on the panel, the SLEEP instruction should be executed immediately after a LCD frame boundary. The LCD interrupt can be used to determine the frame boundary. See **Section 9.8 "LCD Interrupts"** for the formulas to calculate the delay.


If a SLEEP instruction is executed and SLPEN = 0, the module will continue to display the current contents of the LCDDATA registers. To allow the module to continue operation while in Sleep, the clock source must be either the LFINTOSC or T1OSC external oscillator. While in Sleep, the LCD data cannot be changed. The LCD module current consumption will not decrease in this mode; however, the overall consumption of the device will be lower due to shut down of the core and other peripheral functions.

Table 9-4 shows the status of the LCD module during a Sleep while using each of the three available clock sources:

#### TABLE 9-4: LCD MODULE STATUS DURING SLEEP

Clock Source	SLPEN	Operation During Sleep?
T1OSC	0	Yes
11030	1	No
LFINTOSC	0	Yes
LEINTOSC	1	No
Fosc/4	0	No
FUSC/4	1	No

Note:	The	LFINTOSC	or	external	T1OSC
	oscill	ator must be ι	ised	to operate	the LCD
	modu	ule during Sle	ep.		



#### 9.10 Configuring the LCD Module

The following is the sequence of steps to configure the LCD module.

- 1. Select the frame clock prescale using bits LP<3:0> (LCDPS<3:0>).
- 2. Configure the appropriate pins to function as segment drivers using the LCDSEn registers.
- 3. Configure the LCD module for the following using the LCDCON register:

-Multiplex and Bias mode, bits LMUX<1:0>

- -Timing source, bits CS<1:0>
- -Sleep mode, bit SLPEN

- 4. Write initial values to pixel data registers, LCDDATA0 through LCDDATA11.
- 5. Clear LCD Interrupt Flag, LCDIF (PIR2<4>) and if desired, enable the interrupt by setting bit LCDIE (PIE2<4>).
- 6. Enable bias voltage pins (VLCD<3:1>) by setting VLCDEN (LCDCON<4>).
- Enable the LCD module by setting bit LCDEN (LCDCON<7>).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
10h	T1CON	T1GINV	T1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000 0000	uuuu uuuu
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Dh	PIR2	OSFIF	C2IF	C1IF	LCDIF	—	LVDIF	—	CCP2IF	0000 -0-0	0000 -0-0
8Dh	PIE2	OSFIE	C2IE	C1IE	LCDIE	_	LVDIE	_	CCP2IE	0000 -0-0	0000 -0-0
107h	LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
108h	LCDPS	WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0	0000 0000	0000 0000
110h	LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	XXXX XXXX	uuuu uuuu
111h	LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	XXXX XXXX	uuuu uuuu
112h	LCDDATA2 <sup>(2)</sup>	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	XXXX XXXX	uuuu uuuu
113h	LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	XXXX XXXX	uuuu uuuu
114h	LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	XXXX XXXX	uuuu uuuu
115h	LCDDATA5 <sup>(2)</sup>	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	XXXX XXXX	uuuu uuuu
116h	LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	XXXX XXXX	uuuu uuuu
117h	LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	XXXX XXXX	uuuu uuuu
118h	LCDDATA8 <sup>(2)</sup>	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2	XXXX XXXX	uuuu uuuu
119h	LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	XXXX XXXX	uuuu uuuu
11Ah	LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	XXXX XXXX	uuuu uuuu
11Bh	LCDDATA11 <sup>(2)</sup>	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3	XXXX XXXX	uuuu uuuu
11Ch	LCDSE0(3)	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	0000 0000	uuuu uuuu
11Dh	LCDSE1(3)	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000	uuuu uuuu
11Eh	LCDSE2 <sup>(2,3)</sup>	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	0000 0000	uuuu uuuu

#### TABLE 9-5: REGISTERS ASSOCIATED WITH LCD OPERATION

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the LCD module.

Note 1: These pins may be configured as port pins, depending on the oscillator mode selected.

2: PIC16F914/917 only.

3: This register is only initialized by a POR or BOR reset and is unchanged by other Resets.

### 10.0 PROGRAMMABLE LOW-VOLTAGE DETECT (PLVD) MODULE

The Programmable Low-Voltage Detect module is an interrupt driven supply level detection. The voltage detection monitors the internal power supply.

#### **Voltage Trip Points** 10.1

The PIC16F91X device supports eight internal PLVD trip points. See Register 10-1 for available PLVD trip point voltages.

#### 10.1.1 PLVD CALIBRATION

The PIC16F91X stores the PLVD calibration values in fuses located in the Calibration Word 2 (2009h). The Calibration Word 2 is not erased when using the specified bulk erase sequence in the "PIC16F91X Memory Programming Specification" (DS41244) and thus, does not require reprogramming.

#### REGISTER 10-1: LVDCON - LOW-VOLTAGE DETECT CONTROL REGISTER (ADDRESS: 109h)

	LIDOON						DDILLOO.	10011)			
	U-0	U-0	R-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	_	—	IRVST	LVDEN	—	LVDL2	LVDL1	LVDL0			
	bit 7							bit 0			
bit 7-6	Unimplemented: Read as '0'										
bit 5	IRVST: Inte	IRVST: Internal Reference Voltage Stable Status Flag bit									
		1 = Indicates that the PLVD is stable and PLVD interrupt is reliable 0 = Indicates that the PLVD is not stable and PLVD interrupt should not be enabled									
bit 4	LVDEN: Lo	ow-Voltage	Detect Powe	r Enable bit							
		s PLVD, po	•		11 0		ircuitry				

0 = Disables PLVD, powers down PLVD and supporting circuitry

bit 3 Unimplemented: Read as '0'

bit 2-0 LVDL<2:0>: Low-Voltage Detection Limit bits (nominal values)

111 = 4.5V110 = 4.2V101 = 4.0V100 = 2.3V (default) 011 = 2.2V010 = 2.1V001 = 2.0V000 = 1.9V<sup>(1)</sup>

Note 1: Not tested and below minimum VDD.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### TABLE 10-1: REGISTERS ASSOCIATED WITH PROGRAMMABLE LOW-VOLTAGE DETECT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Dh	PIR2	OSFIF	C2IF	C1IF	LCDIF	_	LVDIF	_	CCP2IF	0000 -0-0	0000 -0-0
8Dh	PIE2	OSFIE	C2IE	C1IE	LCDIE	_	LVDIE	_	CCP2IE	0000 -0-0	0000 -0-0
109h	LVDCON		_	IRVST	LVDEN		LVDL2	LVDL1	LVDL0	00 -100	00 -100

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the PLVD module. NOTES:

### 11.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK/SCK/SCL/SEG9 and RC7/RX/DT/SDI/SDA/SEG8 as the Universal Synchronous Asynchronous Receiver Transmitter.

The USART module also has a multi-processor communication capability using 9-bit address detection.

#### **REGISTER 11-1: TXSTA – TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)**

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0					
	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D					
	bit 7							bit 0					
bit 7	CSRC: Cloc		elect bit										
	Asynchronou	<u>us mode:</u>											
	Don't care	a modo:											
		<u>Synchronous mode:</u> 1 = Master mode (clock generated internally from BRG)											
		0 = Slave mode (clock from external source)											
bit 6	<b>TX9</b> : 9-bit Tr	ansmit Enat	ole bit										
		1 = Selects 9-bit transmission											
		0 = Selects 8-bit transmission											
bit 5	TXEN: Transmit Enable bit												
	1 = Transmit enabled 0 = Transmit disabled												
		SREN/CREM	l overrides '	TXEN in Sv	nc mode								
<b>h:</b> 4 4				I XEN III Oy	le mode.								
bit 4	1 = Synchron		elect dit										
	0 = Asynchro		•										
bit 3	Unimpleme												
bit 2	BRGH: High	Baud Rate	Select bit										
	Asynchronou												
	1 = High spectrum												
	0 = Low spe												
	Unused in th												
bit 1	TRMT: Trans	smit Shift Re	gister Statu	s bit									
	1 = TSR em	pty											
	0 = TSR full												
bit 0	TX9D: 9th bi	t of Transmi	it Data, can	be Parity bi	t								
	<u> </u>												
	Legend:												
	R = Readabl			table bit	U = Unimple								
	- n = Value a	It POR	'1' = Bit	is set	'0' = Bit is c	leared	x = Bit is ur	nknown					

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
	bit 7					1		bit 0
bit 7	<b>SPEN<sup>(1)</sup>:</b> S	Serial Port E	nable bit					
	RC6/T	oort enabled X/CK/SCK/S oort disabled	SCL/SEG9 pi		r/SDI/SDA/SI port pins)	EG8 and		
bit 6	1 = Selects	Receive Ena 9-bit recep 8 8-bit recep	tion					
bit 5		gle Receive						
	<u>Asynchron</u> Don't care	-						
	1 = Enable 0 = Disabl	<u>us mode – f</u> es single rec es single re cleared after	ceive ceive	scomplete				
		us mode – S	•					
bit 4	CREN: Co	ntinuous Re	ceive Enabl	e bit				
		ous mode: s continuou es continuou						
				til enable bi	t CREN is cl	eared (CRE	N overrides	SREN)
bit 3	ADDEN: A	ddress Dete	ect Enable b	it				
	1 = Enable is set		letection, en	ables interro	upt and load			
				l bytes are r	eceived and	ninth bit ca	in be used a	s parity bit
bit 2				by reading	RCREG reg	ister and re	ceive next va	alid byte)
bit 1	OERR: OV	verrun Error n error (can		by clearing l				
	0 = No over			oy oldaning i				
bit 0	<b>RX9D:</b> 9th	bit of Rece	ived Data (c	an be parity	bit but must	be calculat	ed by user f	irmware)
	Note 1	CCP2CON	used for PI	C16E011/01				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 11.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 11-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 11-1. From this, the error in baud rate can be determined. It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16 (X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 11.1.1 SAMPLING

The data on the RC7/RX/DT/SDI/SDA/SEG8 pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 11-1: E	BAUD RATE FORMULA
---------------	-------------------

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64 (X + 1))	Baud Rate = Fosc/(16 (X + 1))
1	(Synchronous) Baud Rate = Fosc/(4 (X + 1))	N/A

**Legend:** X = value in SPBRG (0 to 255)

#### TABLE 11-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000	-010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000	000x
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000	0000

Legend: x = unknown, — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

BAUD	F	osc = 20 N	IHz	F	osc = 16 N	IHz	F	osc = 10 N	/IHz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	_	—	—	—	—	—	—	—	—
1.2	1.221	1.75	255	1.202	0.17	207	1.202	0.17	129
2.4	2.404	0.17	129	2.404	0.17	103	2.404	0.17	64
9.6	9.766	1.73	31	9.615	0.16	25	9.766	1.73	15
19.2	19.531	1.72	15	19.231	0.16	12	19.531	1.72	7
28.8	31.250	8.51	9	27.778	3.55	8	31.250	8.51	4
33.6	34.722	3.34	8	35.714	6.29	6	31.250	6.99	4
57.6	62.500	8.51	4	62.500	8.51	3	52.083	9.58	2
HIGH	1.221	_	255	0.977	_	255	0.610	_	255
LOW	312.500	—	0	250.000	_	0	156.250	—	0

#### TABLE 11-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	l	Fosc = 4 M	Hz	Fo	sc = 3.6864	MHz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.300	0	207	0.3	0	191
1.2	1.202	0.17	51	1.2	0	47
2.4	2.404	0.17	25	2.4	0	23
9.6	8.929	6.99	6	9.6	0	5
19.2	20.833	8.51	2	19.2	0	2
28.8	31.250	8.51	1	28.8	0	1
33.6	_	_	_	_	_	_
57.6	62.500	8.51	0	57.6	0	0
HIGH	0.244	_	255	0.225	_	255
LOW	62.500	_	0	57.6	_	0

#### TABLE 11-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	F	osc = 20 M	Hz	F	osc = 16 M	Hz	Fosc = 10 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	—	_	_	—	_	_		_	_	
1.2	—	—	_	—	—	_	—	—	—	
2.4	—	—	—	—	—	—	2.441	1.71	255	
9.6	9.615	0.16	129	9.615	0.16	103	9.615	0.16	64	
19.2	19.231	0.16	64	19.231	0.16	51	19.531	1.72	31	
28.8	29.070	0.94	42	29.412	2.13	33	28.409	1.36	21	
33.6	33.784	0.55	36	33.333	0.79	29	32.895	2.10	18	
57.6	59.524	3.34	20	58.824	2.13	16	56.818	1.36	10	
HIGH	4.883	_	255	3.906	_	255	2.441	-	255	
LOW	1250.000	_	0	1000.000	_	0	625.000	-	0	

BAUD	F	osc = 4 MH	lz	Fos	c = 3.6864	MHz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	_	_	_	_	_	_
1.2	1.202	0.17	207	1.2	0	191
2.4	2.404	0.17	103	2.4	0	95
9.6	9.615	0.16	25	9.6	0	23
19.2	19.231	0.16	12	19.2	0	11
28.8	27.798	3.55	8	28.8	0	7
33.6	35.714	6.29	6	32.9	2.04	6
57.6	62.500	8.51	3	57.6	0	3
HIGH	0.977	—	255	0.9	—	255
LOW	250.000	_	0	230.4	_	0

#### 11.2 USART Asynchronous Mode

In this mode. the USART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated, 8-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during Sleep.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 11.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 11-1. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcy), the TXREG register is empty and flag bit, TXIF (PIR1<4>), is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

- Note 1: The TSR register is not mapped in data memory, so it is not available to the user.
  - 2: Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.


Transmission is enabled by setting enable bit. TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the Baud Rate Generator (BRG) has produced a shift clock (Figure 11-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 11-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK/SCK/SCL/SEG9 pin will revert to high-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.


When setting up an Asynchronous Transmission, follow these steps:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 11.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.


#### FIGURE 11-1: USART TRANSMIT BLOCK DIAGRAM



#### FIGURE 11-2: ASYNCHRONOUS MASTER TRANSMISSION



#### FIGURE 11-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)



	-												
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR		Valu all o Res	
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
19h	TXREG	USART Tr	ansmit D	ata Regist	ter					0000	0000	0000	0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate	ud Rate Generator Register							0000	0000	0000	0000

 TABLE 11-5:
 REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: x = unknown, — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

#### 11.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 11-4. The data is received on the RC7/RX/DT/SDI/SDA/SEG8 pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate; whereas the main receive serial shifter operates at the bit rate or at Fosc.


Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (Serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit, RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, the Overrun Error bit, OERR (RCSTA<1>), will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited and no further data will be received. It is, therefore, essential to clear error bit OERR if it is set. Framing error bit, FERR (RCSTA<2>), is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old FERR and RX9D information.


When setting up an Asynchronous Reception, follow these steps:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 11.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.





#### FIGURE 11-5: ASYNCHRONOUS RECEPTION



<b>TABLE 11-6</b> :	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART I	Receive Da	ata Regist	ter					0000 0000	0000 0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	te Genera	tor Regist	er					0000 0000	0000 0000

Legend: x = unknown, — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.


© 2004 Microchip Technology Inc.

#### 11.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

When setting up an Asynchronous Reception with address detect enabled:


- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- Set bit RX9 to enable 9-bit reception.
- Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.

- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer and interrupt the CPU.




### FIGURE 11-6: USART RECEIVE BLOCK DIAGRAM





#### FIGURE 11-8: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST



#### TABLE 11-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR		Valu all o Res	ther
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
1Ah	RCREG	USART Red	ceive Dat	a Registe	r					0000	0000	0000	0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	BRG Baud Rate Generator Register									0000	0000	0000

Legend: x = unknown, — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

#### 11.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTA<4>). In addition, enable bit, SPEN (RCSTA<7>), is set in order to configure the RC6/TX/CK/SCK/SCL/SEG9 and RC7/RX/DT/SDI/SDA/SEG8 I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit, CSRC (TXSTA<7>).

#### 11.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 11-6. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit, TXIF (PIR1<4>), is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit, TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 11-9). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 11-10). This is advantageous when slow baud rates are selected, since the BRG is kept in Reset when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to high-impedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a high-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediately switch from High-Impedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.


Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 11.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART T	ransmit D	ata Regist	er					0000 0000	0000 0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register							0000 0000	0000 0000	

Legend: x = unknown, — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

#### FIGURE 11-9: SYNCHRONOUS TRANSMISSION



#### FIGURE 11-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



#### 11.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit, SREN (RCSTA<5>), or enable bit, CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT/SDI/SDA/SEG8 pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit, RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then Overrun Error bit, OERR (RCSTA<1>), is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited so it is essential to clear bit OERR if it is set. The ninth receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value, therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.


When setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 11.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR		all o	e on other sets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000	000x	0000	000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
1Ah	RCREG	USART R	eceive Da	ata Registe	ər					0000	0000	0000	0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate Generator Register								0000	0000	0000	0000

#### TABLE 11-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.



#### FIGURE 11-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

### 11.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK/SCK/SCL/SEG9 pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit, CSRC (TXSTA<7>).

#### 11.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Transmission, follow these steps:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART T	ransmit D	ata Regis	ter					0000 0000	0000 0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	99h SPBRG Baud Rate Generator Register									0000 0000	0000 0000

Legend: x = unknown, — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

#### 11.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Reception, follow these steps:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- 9. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART R	eceive D	ata Regist	er					0000 0000	0000 0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000


#### TABLE 11-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

**Legend:** x = unknown, — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

# 12.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The PIC16F91X has up to eight analog inputs, multiplexed into one sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a binary result via successive approximation and stores the result in a 10-bit register. The voltage reference used in the conversion is software selectable to either VDD or a voltage applied by the VREF pin. Figure 12-1 shows the block diagram of the A/D on the PIC16F91X.





# 12.1 A/D Configuration and Operation

There are three registers available to control the functionality of the A/D module:

- 1. ANSEL (Register 12-1)
- 2. ADCON0 (Register 12-2)
- 3. ADCON1 (Register 12-3)

#### 12.1.1 ANALOG PORT PINS

The ANS<7:0> bits (ANSEL<7:0>) and the TRIS bits control the operation of the A/D port pins. Set the corresponding TRIS bits to set the pin output driver to its high-impedance state. Likewise, set the corresponding ANSEL bit to disable the digital input buffer.

**Note:** Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

## 12.1.2 CHANNEL SELECTION

There are up to eight analog channels on the PIC16F91X, AN<7:0>. The CHS<2:0> bits (ADCON0<4:2>) control which channel is connected to the sample and hold circuit.

#### 12.1.3 VOLTAGE REFERENCE

There are two options for each reference to the A/D converter, VREF+ and VREF-. VREF+ can be connected to either VDD or an externally applied voltage. Alternatively, VREF- can be connected to either VSs or an externally applied voltage. VCFG<1:0> bits are used to select the reference source.

## 12.1.4 CONVERSION CLOCK

The A/D conversion cycle requires 11 TAD. The source of the conversion clock is software selectable via the ADCS bits (ADCON1<6:4>). There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

For correct conversion, the A/D conversion clock (1/TAD) must be selected to ensure a minimum TAD of 1.6  $\mu$ s. Table 12-1 shows a few TAD calculations for selected frequencies.

A/D Clock Source (TAD)		Device Frequency							
Operation	ADCS<2:0>	20 MHz	5 MHz	4 MHz	1.25 MHz				
2 Tosc	000	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.6 μs				
4 Tosc	100	200 ns <sup>(2)</sup>	800 ns <sup>(2)</sup>	1.0 μs <b>(2)</b>	3.2 μs				
8 Tosc	001	400 ns <sup>(2)</sup>	1.6 μs	2.0 μs	6.4 μs				
16 Tosc	101	800 ns <sup>(2)</sup>	3.2 μs	4.0 μs	12.8 μs <sup>(3)</sup>				
32 Tosc	010	1.6 μs	6.4 μs	8.0 μs <sup>(3)</sup>	25.6 μs <sup>(3)</sup>				
64 Tosc	110	3.2 μs	12.8 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	51.2 μs <sup>(3)</sup>				
A/D RC	x11	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>				

## TABLE 12-1: TAD vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

Note 1: The A/D RC source has a typical TAD time of 4  $\mu$ s for VDD > 3.0V.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during Sleep.

#### 12.1.5 STARTING A CONVERSION

The A/D conversion is initiated by setting the GO/DONE bit (ADCON0<1>). When the conversion is complete, the A/D module:

- Clears the GO/DONE bit
- Sets the ADIF flag (PIR1<6>)
- Generates an interrupt (if enabled)

If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete A/D conversion sample. Instead, the ADRESH:ADRESL registers will retain the value of the previous conversion. After an aborted conversion, a 2 TAD delay is required before another acquisition can be initiated. Following the delay, an input acquisition is automatically started on the selected channel.

**Note:** The GO/DONE bit should not be set in the same instruction that turns on the A/D.


## FIGURE 12-2: A/D CONVERSION TAD CYCLES

TCY TO TAD TAD1	TAD2	TAD3	TAD4	TAD5	TAD6	TAD7	TAD8	TAD9	TAD10	TAD11	
	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	
Convers	sion St	arts									
Holding Capa		s Disco	nnecte	d from	Analog		<b>↓</b>		,	gistors	are loaded,
						GO/D	ONE b	it is cle		gisters a	are loaded,
						Holdir	ng Cap	acitor i	s Conn	ected to	o Analog Inpu

## 12.1.6 CONVERSION OUTPUT

The A/D conversion can be supplied in two formats: left or right shifted. The ADFM bit (ADCON0<7>) controls the output format. Figure 12-3 shows the output formats.

## FIGURE 12-3: 10-BIT A/D RESULT FORMAT



# PIC16F91X

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANS7 <sup>(2)</sup>	ANS6 <sup>(2)</sup>	ANS5 <sup>(2)</sup>	ANS4	ANS3	ANS2	ANS1	ANS0
bit 7							bit 0

bit 7-0: ANS<7:0>: Analog Select bits<sup>(2)</sup>

Select between analog or digital function on pins AN<7:0>, respectively.

1 = Analog input. Pin is assigned as analog input.<sup>(1)</sup>

0 = Digital I/O. Pin is assigned to port or special function.

- **Note 1:** Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.
  - 2: ANS<7:5> on PIC16F914/917 only; forced '0' on PIC16F913/916.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 12-2: ADCON0 – A/D CONTROL REGISTER (ADDRESS: 1Fh)

\ IZ-Z.	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	ADFM	VCFG1	VCFG0	CHS2	CHS1	CHS0	GO/DONE	ADON				
	bit 7	Verer	101.00	01102	01101	01100	00,00112	bit C				
oit 7	<b>ADFM:</b> A/D 1 = Right ju 0 = Left jus	stified	ned Select bi	t								
oit 6	<b>VCFG1:</b> Vo 1 = VREF- p 0 = VSS	oltage Refere Din	nce bit									
it 5	<b>VCFG0:</b> Vo 1 = VREF+ 0 = VDD	oltage Refere pin	nce bit									
it 4-2	000 = Chan 001 = Chan 010 = Chan 011 = Chan 100 = Chan 101 = Chan 110 = Chan	Analog Cha inel 00 (AN0) inel 01 (AN1) inel 02 (AN2) inel 03 (AN3) inel 03 (AN3) inel 04 (AN4) inel 05 (AN5) inel 06 (AN6) inel 07 (AN7)	nnel Select b	its								
it 1	1 = A/D cor This bit	nversion cycl is automatic	sion Status b e in progress ally cleared b pleted/not in	. Setting this by hardware			sion cycle. n has complete	d.				
vit O	1 = A/D cor	<ul> <li>ADON: A/D Conversion Status bit</li> <li>1 = A/D converter module is operating</li> <li>0 = A/D converter is shut off and consumes no operating current</li> </ul>										
	Legend:											
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '0'					
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is un	known				

x = Bit is unknown

REGISTER 12-3:	ADCON1 – A/D CONTROL REGISTER 1 (ADDRESS: 9Fh)									
	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
	_	ADCS2	ADCS1	ADCS0	_		—	_		
	bit 7						· · · · ·	bit 0		
bit 7	Unimplem	Unimplemented: Read as '0'								
bit 6-4	ADCS<2:0	ADCS<2:0>: A/D Conversion Clock Select bits								
	000 = Fo	osc/2								
	001 = Fo	osc/8								
		osc/32								
		•	rived from a	a dedicated	internal osci	llator = 500 l	kHz max)			
		osc/4								
		osc/16								
	110 = Fc	osc/64								
bit 3-0	Unimplem	ented: Rea	d as '0'							
	Legend:									
	R = Reada	ble bit	VV = V	Vritable bit	U = Unir	nplemented	bit, read as '0'			

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

## 12.1.7 CONFIGURING THE A/D

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.

To determine sample time, see **Section 19.0** "**Electrical Specifications**". After this sample time has elapsed, the A/D conversion can be started.

These steps should be followed for an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog/digital I/O (ANSEL)
  - Configure voltage reference (ADCON0)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON1)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit (PIR1<6>)
  - Set ADIE bit (PIE1<6>)
  - Set PEIE and GIE bits (INTCON<7:6>)
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared (with interrupts disabled); OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL); clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

#### EXAMPLE 12-1: A/D CONVERSION

;This code block configures the A/D ;for polling, Vdd reference, R/C clock ;and RAO input.

Conversion start and wait for complete polling code included.

BSF	STATUS, RPO	;Bank 1
MOVLW	B'01110000'	;A/D RC clock
MOVWF	ADCON1	
BSF	TRISA,0	;Set RA0 to input
BSF	ANSEL,0	;Set RA0 to analog
BCF	STATUS, RPO	;Bank 0
MOVLW	B'1000001'	;Right, Vdd Vref, ANO
MOVWF	ADCON0	
CALL	SampleTime	;Wait min sample time
BSF	ADCON0,GO	;Start conversion
BTFSC	ADCON0,GO	;Is conversion done?
GOTO	\$-1	;No, test again
MOVF	ADRESH,W	;Read upper 2 bits
MOVWF	RESULTHI	
BSF	STATUS, RPO	;Bank 1
MOVF	ADRESL,W	;Read lower 8 bits
MOVWF	RESULTLO	

# 12.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 12-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 12-4. **The maximum recommended impedance for analog sources is 10** k $\Omega$ .

As the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 12-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "*PICmicro<sup>®</sup> Mid-Range MCU Family Reference Manual*" (DS33023).

# EQUATION 12-1: ACQUISITION TIME

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient= TAMP + TC + TCOFF= 2µs + TC + [(Temperature - 25°C)(0.05µs/°C)]Where CHOLD is charged to within 1/2 lsb:
$$VAPPLIED\left(1 - \frac{1}{2047}\right) = VCHOLD \qquad ;[1] VCHOLD charged to within 1/2 lsb
$$VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VCHOLD \qquad ;[2] VCHOLD charge response to VAPPLIED
$$VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{2047}\right) \qquad ;combining [1] and [2]$$
Solving for TC:  
$$TC = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$
$$= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$$
$$= 1.37\mu s$$
Therefore:$$$$$$


$$TACQ = 2\mu s + 1.37\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.67\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.

© 2004 Microchip Technology Inc.





# 12.3 A/D Operation During Sleep

The A/D converter module can operate during Sleep. This requires the A/D clock source to be set to the internal oscillator. When the RC clock source is selected, the A/D waits one instruction before starting the conversion. This allows the SLEEP instruction to be executed, thus eliminating much of the switching noise from the conversion. When the conversion is complete, the GO/DONE bit is cleared and the result is loaded into the ADRESH:ADRESL registers. If the A/D interrupt is enabled, the device awakens from Sleep. If the GIE bit (INTCON<7>) is set, the program counter is set to the interrupt vector (0004h). If GIE is clear, the next instruction is executed. If the A/D interrupt is not enabled, the A/D module is turned off, although the ADON bit remains set.

When the A/D clock source is something other than RC, a SLEEP instruction causes the present conversion to be aborted, and the A/D module is turned off. The ADON bit remains set.




FIGURE 12-5: A/D TRANSFER FUNCTION

# 12.4 Effects of Reset

A device Reset forces all registers to their Reset state. Thus, the A/D module is turned off and any pending conversion is aborted. The ADRESH:ADRESL registers are unchanged.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX XXXX	uuuu uuuu
09h	PORTE	_	_	_	_	RE3	RE2	RE1	RE0	xxxx	uuuu
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
1Eh	ADRESH	Most Signifi	Most Significant 8 bits of the left justified A/D result or 2 bits of the right justified result								uuuu uuuu
1Fh	ADCON0	ADFM	VCFG1	VCFG0	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	0000 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
89h	TRISE	_	_	_	_	TRISE3	TRISE2	TRISE1	TRISE0	1111	1111
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
91h	ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
9Eh	ADRESL	Least Signif	icant 2 bits o	f the left justi	fied A/D resu	It or 8 bits of 1	he right justif	ied result		XXXX XXXX	uuuu uuuu
9Fh	ADCON1	—	ADCS2	ADCS1	ADCS0	_	_	_	_	-000	-000

TABLE 12-2:SUMMARY OF A/D REGISTERS

**Legend:** x = unknown, u = unchanged, --= unimplemented read as '0'. Shaded cells are not used for A/D module.

NOTES:

# 13.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

Data EEPROM memory is readable and writable and the Flash program memory is readable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers. There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EE data location being accessed. This device has 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When interfacing the program memory block, the EEDATL and EEDATH registers form a 2-byte word that holds the 14-bit data for read, and the EEADRL and EEADRH registers form a 2-byte word that holds the 13-bit address of the EEPROM location being accessed. This device has 4k and 8k words of program EEPROM with an address range from 0h-0FFFh and 0h-1FFFh. The program memory allows one word reads.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

When the device is code-protected, the CPU may continue to read and write the data EEPROM memory and read the program memory. When code-protected, the device programmer can no longer access data or program memory.

Additional information on the data EEPROM is available in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).

# 13.1 EEADRL and EEADRH Registers

The EEADRL and EEADRH registers can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8k words of program EEPROM.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a data address value, only the LSB of the address is written to the EEADRL register.

### 13.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, as it is when reset, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory. Program memory can only be read.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to data EEPROM. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a  $\overline{MCLR}$  or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATL and EEADRL registers.

Interrupt flag bit EEIF (PIR1<7>), is set when write is complete. It must be cleared in the software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

# PIC16F91X

REGISTER 13-1:	EEDATL -	EEPROM	DATA LO	WBAIFK	EGISTER	ADDRESS	5: 10Ch)	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	EEDATL7	EEDATL6	EEDATL5	EEDATL4	EEDATL3	EEDATL2	EEDATL1	EEDATL0
	bit 7							bit 0
bit 7-0	EEDATL<7:	<b>0&gt;</b> : Byte value	e to Write to	or Read from	data EEPROM	l bits or to Rea	ad from progr	am memory
	Legend:							
	R = Readab	le bit	W = W	ritable bit	U = Unimp	lemented bit,	read as '0'	
	- n = Value a	at POR	'1' = Bi	t is set	'0' = Bit is	cleared	x = Bit is unl	known
REGISTER 13-2:	EEADRL	-EEPRON	ADDRES	S LOW BY	TE REGIS	FER (ADDR	ESS: 10D	h)
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	EEADRL7	EEADRL6	EEADRL5	EEADRL4	EEADRL3	EEADRL2	EEADRL1	EEADRL0
	bit 7							bit 0
bit 7-0	EEADRL<7: program me	•	one of 256	locations for	EEPROM Rea	ad/Write Oper	ation bits or	low byte for
	Legend:							
	R = Readab	le bit	W = W	ritable bit	U = Unimp	lemented bit,	read as '0'	
	- n = Value a	at POR	'1' = Bi	t is set	'0' = Bit is	cleared	x = Bit is unl	known
REGISTER 13-3:	EEDATH -	- EEPROM		GH BYTE F	REGISTER	(ADDRES	S: 10Eh)	
REGISTER 13-3:	<b>EEDATH -</b> U-0	- EEPROM U-0	R/W-0	GH BYTE F R/W-0	REGISTER R/W-0	(ADDRES: R/W-0	<b>5: 10Eh)</b> R/W-0	R/W-0
REGISTER 13-3:						•	R/W-0	R/W-0 EEDATH0
REGISTER 13-3:			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
REGISTER 13-3: bit 5-0	U-0 — bit 7	U-0	R/W-0 EEDATH5	R/W-0 EEDATH4	R/W-0	R/W-0 EEDATH2	R/W-0 EEDATH1	EEDATH0 bit 0
	U-0 — bit 7	U-0	R/W-0 EEDATH5	R/W-0 EEDATH4	R/W-0 EEDATH3	R/W-0 EEDATH2	R/W-0 EEDATH1	EEDATH0 bit 0
	U-0 — bit 7 EEDATH<5:	U-0 — <b>0&gt;</b> : Byte valu	R/W-0 EEDATH5 e to Write to	R/W-0 EEDATH4	R/W-0 EEDATH3 data EEPRON	R/W-0 EEDATH2	R/W-0 EEDATH1	EEDATH0 bit 0
	U-0 — bit 7 EEDATH<5: Legend:	U-0 — <b>0&gt;</b> : Byte valu	R/W-0 EEDATH5 e to Write to	R/W-0 EEDATH4 or Read from	R/W-0 EEDATH3 data EEPRON	R/W-0 EEDATH2	R/W-0 EEDATH1	EEDATH0 bit 0 ram memory
	U-0 bit 7 EEDATH<5: R = Readabi - n = Value a	U-0 — <b>0&gt;</b> : Byte valu le bit at POR	R/W-0 EEDATH5 e to Write to W = W '1' = Bi	R/W-0 EEDATH4 or Read from ritable bit t is set	R/W-0 EEDATH3 data EEPRON U = Unimp	R/W-0 EEDATH2	R/W-0 EEDATH1 ad from progr read as '0' x = Bit is unl	EEDATH0 bit 0 ram memory known
bit 5-0	U-0 bit 7 EEDATH<5: R = Readabi - n = Value a	U-0 — <b>0&gt;</b> : Byte valu le bit at POR	R/W-0 EEDATH5 e to Write to W = W '1' = Bi	R/W-0 EEDATH4 or Read from ritable bit t is set	R/W-0 EEDATH3 data EEPRON U = Unimp '0' = Bit is	R/W-0 EEDATH2	R/W-0 EEDATH1 ad from progr read as '0' x = Bit is unl	EEDATH0 bit 0 ram memory known
bit 5-0	U-0 bit 7 EEDATH<5: Legend: R = Readabi - n = Value a EEADRH	U-0 — 0>: Byte valu le bit at POR — EEPROI	R/W-0 EEDATH5 e to Write to W = W '1' = Bi	R/W-0 EEDATH4 or Read from ritable bit t is set	R/W-0 EEDATH3 data EEPRON U = Unimp '0' = Bit is <b>/TE REGIS</b>	R/W-0 EEDATH2	R/W-0 EEDATH1 ad from progr read as '0' x = Bit is unl RESS: 10F	EEDATH0 bit 0 ram memory known
bit 5-0	U-0 bit 7 EEDATH<5: Legend: R = Readabi - n = Value a EEADRH	U-0 — 0>: Byte valu le bit at POR — EEPROI	R/W-0 EEDATH5 e to Write to W = W '1' = Bi	R/W-0 EEDATH4 or Read from ritable bit t is set SS HIGH BY R/W-0	R/W-0 EEDATH3 data EEPRON U = Unimp '0' = Bit is <b>/TE REGIS</b> R/W-0	R/W-0 EEDATH2 1 bits or to Rea lemented bit, cleared TER (ADDF R/W-0	$\frac{R/W-0}{EEDATH1}$ ad from progr read as '0' x = Bit is unl RESS: 10F R/W-0	EEDATH0 bit 0 ram memory known <b>h</b>
bit 5-0	U-0 	U-0 	R/W-0 EEDATH5 e to Write to W = W '1' = Bi MADDRES U-0 	R/W-0 EEDATH4 or Read from ritable bit t is set S HIGH BY R/W-0 EEADRH4	R/W-0 EEDATH3 data EEPRON U = Unimp '0' = Bit is <b>/TE REGIS</b> R/W-0	R/W-0 EEDATH2 I bits or to Rea lemented bit, cleared TER (ADDF R/W-0 EEADRH2	$\frac{R/W-0}{EEDATH1}$ ad from progr read as '0' x = Bit is unl <b>RESS: 10F</b> R/W-0 EEADRH1	EEDATH0 bit 0 ram memory known <b>ch)</b> R/W-0 EEADRH0 bit 0
bit 5-0 REGISTER 13-4:	U-0 bit 7 EEDATH<5: Legend: R = Readabl - n = Value a EEADRH U-0 bit 7 EEADRH<4: program met	U-0 	R/W-0 EEDATH5 e to Write to W = W '1' = Bi MADDRES U-0 	R/W-0 EEDATH4 or Read from ritable bit t is set S HIGH BY R/W-0 EEADRH4	R/W-0 EEDATH3 data EEPRON U = Unimp '0' = Bit is <b>(TE REGIS</b> R/W-0 EEADRH3	R/W-0 EEDATH2 I bits or to Rea lemented bit, cleared TER (ADDF R/W-0 EEADRH2	$\frac{R/W-0}{EEDATH1}$ ad from progr read as '0' x = Bit is unl <b>RESS: 10F</b> R/W-0 EEADRH1	EEDATH0 bit 0 ram memory known <b>ch)</b> R/W-0 EEADRH0 bit 0
bit 5-0 REGISTER 13-4:	U-0 bit 7 EEDATH<5: Legend: R = Readabl - n = Value a EEADRH U-0 bit 7 EEADRH<4 program met	U-0 	R/W-0 EEDATH5 e to Write to W = W '1' = Bi MADDRES U-0 	R/W-0 EEDATH4 or Read from ritable bit t is set S HIGH BY R/W-0 EEADRH4	R/W-0 EEDATH3 data EEPRON U = Unimp '0' = Bit is <b>(TE REGIS</b> R/W-0 EEADRH3 EEPROM Rea	R/W-0 EEDATH2 I bits or to Rea lemented bit, cleared TER (ADDF R/W-0 EEADRH2	R/W-0 EEDATH1 ad from progr read as '0' x = Bit is unlRESS: 10FR/W-0EEADRH1ation bits or	EEDATH0 bit 0 ram memory known <b>ch)</b> R/W-0 EEADRH0 bit 0

x = Bit is unknown

DIER 13-5:	EECON1 -	- EEPRON	CONTRO	L REGIST	ER 1 (ADL	RE22: 18	Cn)		
	R/W-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0	
	EEPGD		-	—	WRERR	WREN	WR	RD	
	bit 7							bit 0	
bit 7	1 = Access	ogram/Data E es program n es data mem		ct bit					
bit 6-4	Unimpleme	Unimplemented: Read as '0'							
bit 3	1 = A write normal	operation or	orematurely te BOR Reset)	rminated (an	y MCLR Rese	et, any WDT F	Reset during		
bit 2	1 = Allows w	<ul> <li>0 = The write operation completed</li> <li>WREN: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the data EEPROM</li> </ul>							
bit 1	set, not	: nored : s a write cycle : cleared, in s	,		ware once wi	rite is comple	te. The WR bi	t can only be	
<ul> <li>0 = Write cycle to the data EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates a memory read (RD is cleared in hardware. The RD bit can only be set, software.)</li> <li>0 = Does not initiate an memory read</li> </ul>							nly be set, no	ot cleared, in	
	Legend: S = Bit can d	only be set							
	R = Readab	le bit	W = Wr	itable bit	U = Unim	plemented bit	, read as '0'		
	1								

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

#### 13.1.2 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD control bit (EECON1<7>), and then set control bit RD (EECON1<0>). The data is available in the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 13-1:	DATA EEPROM READ

BSF	STATUS, H	RP1 ;	
BCF	STATUS, H	RPO ;	Bank 2
MOVE	DATA_EE_	_ADDR,W ;	Data Memory
MOVW	IF EEADR	;	Address to read
BSF	STATUS, H	RPO ;	Bank 3
BCF	EECON1, H	EEPGD ;	Point to Data
		;	memory
BSF	EECON1, H	RD ;	EE Read
BCF	STATUS, H	RPO ;	Bank 2
MOVE	EEDATA, V	v ;	W = EEDATA

#### 13.1.3 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the sequence described below is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software. The steps to write to EEPROM data memory are:

- 1. If step 10 is not implemented, check the WR bit to see if a write is in progress.
- 2. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 3. Write the 8-bit data value to be programmed in the EEDATA register.
- 4. Clear the EEPGD bit to point to EEPROM data memory.
- 5. Set the WREN bit to enable program operations.
- 6. Disable interrupts (if enabled).
- 7. Execute the special five instruction sequence:
  - Write 55h to EECON2 in two steps (first to W, then to EECON2)
  - Write AAh to EECON2 in two steps (first to W, then to EECON2)
  - Set the WR bit
- 8. Enable interrupts (if using interrupts).
- 9. Clear the WREN bit to disable program operations.
- At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set. (EEIF must be cleared by firmware.) If step 1 is not implemented, then firmware should check for EEIF to be set, or WR to clear, to indicate the end of the program cycle.

#### EXAMPLE 13-2: DATA EEPROM WRITE

		BSF	STATUS, RP1	;
		BSF	STATUS, RPO	
		BTFSC	EECON1,WR	;Wait for write
		GOTO	\$-1	;to complete
		BCF	STATUS, RPO	;Bank 2
		MOVF	DATA_EE_ADDR	,W;Data Memory
		MOVWF	EEADR	;Address to write
		MOVF	DATA_EE_DATA	,W;Data Memory Value
		MOVWF	EEDATA	;to write
		BSF	STATUS, RPO	;Bank 3
		BCF	EECON1, EEPGD	;Point to DATA
				;memory
		BSF	EECON1,WREN	;Enable writes
		BCF	INTCON,GIE	;Disable INTs.
		MOVLW		
g	e	MOVWF	EECON2 AAh EECON2	;Write 55h
uire	ner	MOVLW	AAh	;
Required	ed	MOVWF	EECON2	;Write AAh
	S	BSF	EECON1,WR	;Set WR bit to
				;begin write
		BSF	INTCON,GIE	;Enable INTs.
		BCF	EECON1,WREN	;Disable writes

#### 13.1.4 READING THE FLASH PROGRAM MEMORY


To read a program memory location, the user must write two bytes of the address to the EEADRL and EEADRH registers, set the EEPGD control bit (EECON1<7>), and then set control bit RD (EECON1<0>). Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the

"BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATL and EEDATH registers; therefore, it can be read as two bytes in the following instructions. EEDATL and EEDATH registers will hold this value until another read or until it is written to by the user (during a write operation).

- Note 1: The two instructions following a program memory read are required to be NOP's. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
  - 2: If the WR bit is set when EEPGD = 1, it will be immediately reset to '0' and no operation will take place.

## EXAMPLE 13-3: FLASH PROGRAM READ

		BSF BCF MOVLW MOVWF MOVLW	STATUS, RP1 STATUS, RP0 MS_PROG_EE_ADD EEADRH LS_PROG_EE_ADD	; DR; ;	
		MOVWF			LS Byte of Program Address to read
		BSF	STATUS, RPO	;	Bank 3
		BSF	EECON1, EEPGD	;	Point to PROGRAM memory
		BSF	EECON1, RD	;	EE Read
Required	,,	NOP NOP		;	Any instructions here are ignored as program
	,			;	memory is read in second cycle after BSF EECON1,RD
	;				
		BCF	STATUS, RPO	;	Bank 2
		MOVF	EEDATA, W	;	W = LS Byte of Program EEDATA
		MOVWF	DATAL	;	
		MOVF	EEDATH, W	;	W = MS Byte of Program EEDATA
		MOVWF	DATAH	;	



#### FIGURE 13-1: FLASH PROGRAM MEMORY READ CYCLE EXECUTION

#### TABLE 13-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh/8Bh/ 10Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
10Ch	EEDATL	EEDATL7	EEDATL6	EEDATL5	EEDATL4	EEDATL3	EEDATL2	EEDATL1	EEDATL0	0000 0000	0000 0000
10Dh	EEADRL	EEADRL7	EEADRL6	EEADRL5	EEADRL4	EEADRL3	EEADRL2	EEADRL1	EEADRL0	0000 0000	0000 0000
10Eh	EEDATH	_	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	00 0000	00 0000
10Fh	EEADRH	_	_	_	EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0	0 0000	0 0000
18Ch	EECON1	EEPGD	_	_	—	WRERR	WREN	WR	RD	0 x000	d000
18Dh	EECON2	EEPROM C	Control Regis								

**Legend:** x = unknown, u = unchanged, --= unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM module.

# 14.0 SSP MODULE OVERVIEW

The Synchronous Serial Port (SSP) module is a serial interface used to communicate with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI™)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

An overview of I<sup>2</sup>C operations and additional information on the SSP module can be found in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the Multi-Master Environment" (DS00578).

# 14.1 SPI Mode

This section contains register definitions and operational characteristics of the SPI module. Additional information on the SPI module can be found in the "*PICmicro*® *Mid-Range MCU Family Reference Manual*" (DS33023).

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC4/T1G/SDO/SEG11
- Serial Data In (SDI) RC7/RX/DT/SDI/SDA/SEG8
- Serial Clock (SCK) RC6/TX/CK/SCK/SCL/SEG9

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RA5/AN4/C2OUT/SS/SEG5

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:


- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

# **PIC16F91X**

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
SMP	CKE	D/A	Р	S	R/W	UA	BF				
bit 7	1			1			bit 0				
<b>SMP</b> : SPI <sup>⊤</sup>	<sup>™</sup> Data Input	Sample Ph	ase bit								
<u>SPI Master mode:</u> 1 = Input data sampled at end of data output time											
•	ata sampled		•		rowire)						
SPI Slave					iowiie)						
	be cleared w	hen SPI is	used in Sla	ve mode							
I <sup>2</sup> C <sup>™</sup> mode	<u>e:</u> ıst be maintai	nod cloor									
	Clock Edge S										
SPI mode,	-										
	ansmitted on	rising edge	e of SCK (N	licrowire alt	ernate)						
	ansmitted on	falling edg	e of SCK								
<u>SPI mode,</u> 1 = Data tra	$\underline{CKP} = \bot$ : ansmitted on	falling edg	e of SCK (N	/licrowire de	efault)						
	ansmitted on				, addity						
<u>I<sup>2</sup>C mode:</u>	ist be maintai										
	Address bit (I		n hu)								
	es that the la		• ·	smitted wa	s data						
	es that the la										
<ul> <li>P: Stop bit (I<sup>2</sup>C mode only)</li> <li>This bit is cleared when the SSP module is disabled, or when the Start bit is detected last.</li> </ul>											
SSPEN is	cleared.						ed last.				
0 = Stop bi	es that a Stor t was not det	ected last	en detected	d last (this b	oit is '0' on R	eset)					
	(I <sup>2</sup> C mode or cleared when cleared.	• /	odule is dis	sabled, or w	hen the Stop	bit is detect	ed last.				
	es that a Star it was not det		en detecte	d last (this b	oit is '0' on R	eset)					
	I/Write bit Info	•		• /							
	ds the R/W bi s match to th					I his bit is only	valid from				
1 = Read		o noxt otar									
0 = Write											
UA: Update	e Address bit	(10-bit I <sup>2</sup> C	mode only	)							
	es that the us		•	e address ir	the SSPAD	D register					
	s does not n		pdated								
	Full Status bi										
	<u>Receive (SPI and I<sup>2</sup>C modes):</u> 1 = Receive complete, SSPBUF is full										
0 = Receive not complete, SSPBUF is empty											
	<sup>2</sup> C mode only nit in progress		is full								
	nit complete,										
Legend:											
R = Reada	ble bit	W = W	ritable bit	U = Uni	mplemented	bit, read as '	0'				
- n = Value	at POR	'1' = B	it is set	'0' = Bit	is cleared	x = Bit is u	nknown				

REGISTER 14-2:	SSPCON	- SYNC SE			ROL REGIS	TER (ADD	RESS 14h	)
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
	bit 7							bit 0
bit 7		ware)		while it is s	till transmitting	g the previou	is word (mus	t be cleared
bit 6	$\frac{\text{In SPITM mm}}{1 = A new}$ overfild the SS flow bi BUF re 0 = No over <u>In I<sup>2</sup>C<sup>TM</sup> mm</u> 1 = A byte	ode: byte is recei w, the data ir PBUF, even t is not set sir egister. erflow ode: is received w	n SSPSR is lo if only transm nce each new while the SSP	SSPBUF r st. Overflow itting data, f reception ( BUF registe	egister is still	eur in Slave m ig overflow. In sion) is initiat g the previou	ode. The us n Master mod ed by writing s byte. SSPC	er must read de, the over- to the SSP-
bit 5	0 = No ove <b>SSPEN</b> : Sy <u>In SPI mod</u> 1 = Enables	erflow vnchronous S <u>e:</u> s serial port a	Serial Port Ena	able bit s SCK, SD(	D, and SDI as	serial port p		
	<u>In I<sup>2</sup>C mode</u> 1 = Enable 0 = Disable	<u>e:</u> s the serial p s serial port	ort and config and configure	jures the SI is these pin	DA and SCL p s as I/O port   be properly co	oins as serial pins		ıt.
bit 4	<u>In SPI mod</u> 1 = Idle sta	te for clock is	ect bit s a high level s a low level (					
	In I <sup>2</sup> C mode SCK releas 1 = Enable 0 = Holds c	e control clock	ck stretch). (l	Jsed to ens	ure data setu	p time.)		
bit 3-0	$\begin{array}{c} 0000 = SP\\ 0001 = SP\\ 0010 = SP\\ 0100 = SP\\ 0100 = SP\\ 0101 = SP\\ 0110 = I^2C\\ 0111 = I^2C\\ 1011 = I^2C\\ 1110 = I^2C\\ \end{array}$	I Master mod I Master mod I Master mod I Master mod I Slave mode I Slave mode Slave mode Firmware Co Slave mode	e, clock = SCH , 7-bit addres , 10-bit addre ontrolled Mas , 7-bit addres	sc/4 sc/16 sc/64 IR2 output/2 < pin. <u>SS</u> pin < pin. <u>SS</u> pin s ss ster mode (s s with Start	2 n control enal n control disa	bled. SS can interrupts ena	abled	I/O pin.
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented b	it, read as '0	,
	- n = Value	at POR	'1' = Bit	is set	'0' = Bit is	s cleared	x = Bit is u	nknown

#### FIGURE 14-1: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSPEN bit (SSPCON<5>) must be set. To reset or reconfigure SPI mode:

- Clear bit SSPEN
- Re-initialize the SSPCON register
- Set SSPEN bit

This configures the SDI, SDO, SCK and  $\overline{SS}$  pins as serial port pins. For the pins to behave in a serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. This is:

- SDI must have TRISC<7> set
- SDO must have TRISC<4> cleared
- SCK (Master mode) must have TRISC<6> cleared
- SCK (Slave mode) must have TRISC<6> set
- SS must have TRISA<5> set.

- Note 1: When the SPI is in Slave mode with  $\overline{SS}$ pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the  $\overline{SS}$ pin is set to VDD.
  - 2: If the SPI is used in Slave mode with CKE = 1, then the SS pin control must be enabled.
  - 3: When the SPI is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the state of the  $\overline{SS}$  pin can affect the state read back from the TRISC<4> bit. The peripheral OE signal from the SSP module into PORTC controls the state that is read back from the TRISC<4> bit (see "DC Section 19.4 Characteristics: PIC16F91X-I (Industrial), PIC16F91X-E (Extended)" for information on PORTC). If read-modify-write instructions, such as BSF, are performed on the TRISC register while the SS pin is high, this will cause the TRISC<4> bit to be set, thus disabling the SDO output.

# 14.2 Operation

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The SSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the SSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 14-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSP Status register (SSPSTAT) indicates the various status conditions.

# EXAMPLE 14-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

# 14.3 Enabling SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:


- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

# 14.4 Typical Connection

Figure 14-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



#### FIGURE 14-2: SPI™ MASTER/SLAVE CONNECTION

# 14.5 Master Mode

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 14-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.


The clock polarity is selected by appropriately programming the CKP bit (SSPCON<4>). This then, would give waveforms for SPI communication as shown in Figure 14-3, Figure 14-5 and Figure 14-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10 Mbps.

Figure 14-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





# 14.6 Slave Mode

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

# 14.7 Slave Select Synchronization

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The data latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the SS pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and


becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

- Note 1: When the SPI is in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the  $\overline{SS}$  pin is set to VDD.
  - 2: If the SPI is used in Slave Mode with CKE set, then the SS pin control must be enabled.


When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.


#### FIGURE 14-4: SLAVE SYNCHRONIZATION WAVEFORM











# 14.8 Sleep Operation

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from Sleep. After the device returns to normal mode, the module will continue to transmit/receive data.

In Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the SSP interrupt flag bit will be set and if enabled, will wake the device from Sleep.

# 14.9 Effects of a Reset

A Reset disables the SSP module and terminates the current transfer.

## 14.10 Bus Mode Compatibility

Table 14-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 14-1: SPI™ BUS MODES

Standard SPI™	Control Bits State				
Mode Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also a SMP bit which controls when the data is sampled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh. 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
13h	SSPBUF	Synchronou	us Serial P	ort Receive	e Buffer/Tra	insmit Reg	jister			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

#### TABLE 14-2: REGISTERS ASSOCIATED WITH SPI™ OPERATION

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.


# 14.11 SSP I<sup>2</sup>C Operation

The SSP module in  $l^2C$  mode, fully implements all slave functions, except general call support, and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC6/TX/CK/SCK/SCL/SEG9 pin, which is the clock (SCL), and the RC7/RX/DT/SDI/SDA/SEG8 pin, which is the data (SDA).

The SSP module functions are enabled by setting SSP enable bit SSPEN (SSPCON<5>).

#### FIGURE 14-7: SSP BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MODE)



The SSP module has five registers for the  $I^2C$  operation, which are listed below.

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with Start and Stop bit interrupts enabled to support Firmware Master mode
- I<sup>2</sup>C Slave mode (10-bit address), with Start and Stop bit interrupts enabled to support Firmware Master mode
- I<sup>2</sup>C Start and Stop bit interrupts enabled to support Firmware Master mode; Slave is idle

Selection of any  $I^2C$  mode with the SSPEN bit set forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the  $I^2C$  module.

Additional information on SSP I<sup>2</sup>C operation can be found in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).

# 14.12 Slave Mode

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<7:6> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this  $\overline{ACK}$  pulse. They include (either or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 14-3 shows the results of when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. For high and low times of the  $I^2C$  specification, as well as the requirements of the SSP module, see **Section 19.0 "Electrical Specifica-tions"**.

#### 14.12.1 ADDRESSING

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave (Figure 14-8). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address; if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 14-3:	DATA TRANSFER RECEIVED BYTE ACTIONS
IABLE IT V.	

	ts as Data s Received	$SSPSR \to SSPBUF$	Generate ACK Pulse	Set bit SSPIF (SSP Interrupt occurs	
BF	SSPOV		Puise	if enabled)	
0	0	Yes	Yes	Yes	
1	0	No	No	Yes	
1	1	No	No	Yes	
0	1	No	No	Yes	

**Note:** Shaded cells show the conditions where the user software did not properly clear the overflow condition.

#### 14.12.2 RECEPTION

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.


When the address <u>byte</u> overflow condition exists, then no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set. This is an error condition due to the user's firmware.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

## FIGURE 14-8: I<sup>2</sup>C<sup>™</sup> WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)

$Receiving Address R/\overline{W} = 0$ $SDA - 1 \sqrt{A7} \sqrt{A6} \sqrt{A5} \sqrt{A4} \sqrt{A3} \sqrt{A2} \sqrt{A1} \sqrt{ACK} D7 \sqrt{D6}$ $SCL - \frac{1}{1} \sqrt{1} \sqrt{2} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{1} \sqrt{2} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{1} \sqrt{2} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{1} \sqrt{2} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{1} \sqrt{2} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{9} \sqrt{1} \sqrt{2} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{9} \sqrt{1} \sqrt{2} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{9} \sqrt{1} \sqrt{2} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{9} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{3} \sqrt{4} \sqrt{5} \sqrt{6} \sqrt{7} \sqrt{8} \sqrt{9} \sqrt{3} \sqrt{3} \sqrt{3} \sqrt{3} \sqrt{3} \sqrt{3} \sqrt{3} 3$		Receiving Data ACI	$\begin{pmatrix} \cdot & \cdot \\ \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \\ \end{pmatrix} $
SSPIF (PIR1<3>)	Cleared in software		Bus Master terminates transfer
BF (SSPSTAT<0>)	SPBUF register is read		
SSPOV (SSPCON<6>)	Bit SSPOV is set because the	SSPBUE register is still full	
		ACK is not sent.	

# PIC16F91X




#### 14.12.3 TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit. and pin RC6/TX/CK/SCK/SCL/SEG9 is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin RC6/TX/CK/SCK/SCL/SEG9 should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 14-10).


An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the ACK pulse from the master receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC6/TX/CK/SCK/SCL/SEG9 should be enabled by setting bit CKP.



#### FIGURE 14-10: I<sup>2</sup>C<sup>™</sup> WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

# PIC16F91X



# 14.13 Master Mode

Master mode of operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I<sup>2</sup>C bus may be taken when the P bit is set or the bus is idle and both the S and P bits are clear.

In Master mode, the SCL and SDA lines are manipulated by clearing the corresponding TRISC<6:7> bit(s). The output level is always low, irrespective of the value(s) in PORTC<6:7>. So when transmitting data, a '1' data bit must have the TRISC<7> bit set (input) and a '0' data bit must have the TRISC<7> bit cleared (output). The same scenario is true for the SCL line with the TRISC<6> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I<sup>2</sup>C module.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt will occur if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the Slave mode idle (SSPM<3:0> = 1011), or with the Slave active. When both Master and Slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

# 14.14 Multi-master Mode

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions, allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I<sup>2</sup>C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the Stop condition occurs.


In Multi-Master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<6:7>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

# 14.14.1 CLOCK SYNCHRONIZATION AND THE CKP BIT

When the CKP bit is cleared, the SCL output is forced to '0'; however, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2C$ bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 14-12).



#### **FIGURE 14-12:**

TABLE 14-4: REGISTERS ASSOCIATED WITH I <sup>2</sup> C <sup>™</sup> OPERAT
--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchro	Synchronous Serial Port Receive Buffer/Transmit Register						xxxx xxxx	uuuu uuuu	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
87h	TRISC	PORTC Data Direction Register							1111 1111	1111 1111	
93h	SSPADD	Synchronous Serial Port (I <sup>2</sup> C™ mode) Address Register						0000 0000	0000 0000		
94h	SSPSTAT	SMP <sup>(1)</sup>	CKE <sup>(1)</sup>	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in I<sup>2</sup>C mode.

**Note 1:** Maintain these bits clear in  $I^2C$  mode.

Q4

# 15.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 15-1 and Table 15-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

#### CCP1 Module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1.

### CCP2 Module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match and will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023) and in Application Note AN594, "Using the CCP Modules" (DS00594).

### TABLE 15-1: CCP MODE - TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource				
Capture	Timer1				
Compare	Timer1				
PWM	Timer2				

# TABLE 15-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction			
Capture	Capture	Same TMR1 time base			
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1			
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1			
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt)			
PWM	Capture	None			
PWM	Compare	None			

# PIC16F91X

# **REGISTER 15-1:** CCP1CON – CCP2CON<sup>(1)</sup> REGISTER (ADDRESS: 17h/1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 CCPxX:CCPxY: PWM Least Significant bits

Capture mode: Unused

Compare mode: Unused PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

#### bit 3-0 CCPxM<3:0>: CCPx Mode Select bits

- 0000 = Capture/Compare/PWM disabled (resets CCPx module)
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, set output on match (CCPxIF bit is set)
- 1001 = Compare mode, clear output on match (CCPxIF bit is set)
- 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)
- 1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
- 11xx = PWM mode

#### Note 1: CCP2CON used for PIC16F914/917 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 15.1 Capture Mode


In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC5/T1CKI/CCP1/SEG10. An event is defined as one of the following:

- Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge


The type of event is configured by control bits CCP1M<3:0> (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new value.

# 15.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC5/T1CKI/CCP1/SEG10 pin should be configured as an input by setting the TRISC<2> bit.



#### FIGURE 15-3: CAPTURE MODE OPERATION BLOCK DIAGRAM



# 15.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

# 15.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF, following any such change in operating mode.

# 15.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M<3:0>. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load the W reg with
		;	the new prescaler
		;	move value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with this
		;	value


# 15.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC5/T1CKI/CCP1/SEG10 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M<3:0> (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

#### FIGURE 15-4: COMPARE MODE OPERATION BLOCK DIAGRAM



### 15.2.1 CCP PIN CONFIGURATION

The user must configure the RC5/T1CKI/CCP1/SEG10 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC5/T1CKI/CCP1/SEG10 compare output latch to the default low level. This is not the PORTC I/O data latch.

#### 15.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 15.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the RC5/T1CKI/CCP1/SEG10 pin is not affected. The CCPIF bit is set, causing a CCP interrupt (if enabled).

#### 15.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note:	The	special	event	trigger	from	the				
	CCP1and CCP2 modules will not set inter									
	rupt flag bit TMR1IF (PIR1<0>).									

### 15.3 PWM Mode (PWM)


In Pulse Width Modulation mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the RC5/T1CKI/CCP1/SEG10 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the RC5/T1CKI/CCP1/SEG10 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.


Figure 15-5 shows a simplified block diagram of the CCP module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 15.3.3** "Setup for PWM Operation".





A PWM output (Figure 15-6) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).



# 15.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

```
PWM period = (PR2) + 1] \cdot 4 \cdot TOSC \cdot
(TMR2 prescale value)
```

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The RC5/T1CKI/CCP1/SEG10 pin is set (exception: if PWM duty cycle = 0%, the RC5/T1CKI/CCP1/SEG10 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 7.0								
	"Timer2 Module") is not used in the								
	determination of the PWM frequency. The								
	postscaler could be used to have a servo								
	update rate at a different frequency than								
	the PWM output.								

### 15.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:


PWM duty cycle =(CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitch-free PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock, or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the formula:



#### 15.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the RC5/T1CKI/CCP1/SEG10 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

#### TABLE 15-1:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFFh	0xFFh	0xFFh	0x3Fh	0x1Fh	0x17h
Maximum Resolution (bits)	10	10	10	8	7	5.5

Address	Name	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0								Value on: POR, BOR	Value on all other Resets	
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE PEIE TOIE INTE RBIE TOIF INTF RBIF (									0000 000x	
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
0Dh	PIR2	OSFIF	SFIF C2IF C1IF LCDIF — LVDIF — CCP2IF						0000 -0-0	0000 -0-0		
8Ch	PIE1	EEIE	EEIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE						0000 0000	0000 0000		
8Dh	PIE2	OSFIE	OSFIE C2IE C1IE LCDIE — LVDIE — CCP2IE						0000 -0-0	0000 -0-0		
87h	TRISC	TRISC7	TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0						1111 1111	1111 1111		
0Eh	TMR1L	Holding R	lolding Register for the Least Significant Byte of the 16-bit TMR1 Register								uuuu uuuu	
0Fh	TMR1H	Holding R	egister for	the Most Sig	gnificant By	te of the 16-	bit TMR1 R	egister		xxxx xxxx	uuuu uuuu	
10h	T1CON	T1GINV	T1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu	
15h	CCPR1L	Capture/C	compare/P	WM Registe	er1 (LSB)					xxxx xxxx	uuuu uuuu	
16h	CCPR1H	Capture/C	Capture/Compare/PWM Register1 (MSB)						xxxx xxxx	uuuu uuuu		
17h	CCP1CON	_	— — ССР1X ССР1Y ССР1M3 ССР1M2 ССР1M1 ССР1M0							00 0000	00 0000	
1Bh	CCPR2L	Capture/C	Capture/Compare/PWM Register 2 (LSB)								uuuu uuuu	
1Ch	CCPR2H	Capture/C	Compare/P	WM Registe	er 2 (MSB)					xxxx xxxx	uuuu uuuu	
1Dh	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000	

#### TABLE 15-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Address	Name	Bit 7	Value on: POR, BOR	Value on all other Resets							
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	0000 000x	0000 000x						
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	OSFIF	OSFIF C2IF C1IF LCDIF — LVDIF — CCP2IF								0000 -0-0
8Ch	PIE1	EEIE	EEIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE								0000 0000
8Dh	PIE2	OSFIE	OSFIE C2IE C1IE LCDIE — LVDIE — CCP2IE								0000 -0-0
87h	TRISC	PORTC D	ata Direction		1111 1111	1111 1111					
11h	TMR2	Timer2 Mo	odule Registe		0000 0000	0000 0000					
92h	PR2	Timer2 Mo	odule Period	Register						1111 1111	1111 1111
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/C	ompare/PW	M Register '	1 (LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/C	ompare/PW		xxxx xxxx	uuuu uuuu					
17h	CCP1CON	—	_	CCP1M0	00 0000	00 0000					
1Bh	CCPR2L	Capture/C	ompare/PW		xxxx xxxx	uuuu uuuu					
1Ch	CCPR2H	Capture/C	ompare/PW	M Register 2	2 (MSB)					xxxx xxxx	uuuu uuuu
1Dh	CCP2CON			CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

	TABLE 15-3:	<b>REGISTERS ASSOCIATED WITH PWM AND TIMER2</b>
--	-------------	---

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

NOTES:

# 16.0 SPECIAL FEATURES OF THE CPU

The PIC16F91X has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator Selection
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming™

The PIC16F91X has two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a 64 ms Reset. With these three functions-on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 16-1).

#### **Configuration Bits** 16.1

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 16-1. These bits are mapped in program memory location 2007h.

Note:	Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed
	only during programming. See "PIC16F91X <i>Memory Programming</i> <i>Specification</i> " (DS41244) for more information.

### REGISTER 16-1: CONFIG – CONFIGURATION WORD (ADDRESS: 2007h)

_	DEBUG	FCMEN	IESO	BOREN1	BOREN0	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0		
13													bit 0		
13	Unimpl	Unimplemented: Read as '1'													
12	1 = In-C	<b>DEBUG:</b> In-Circuit Debugger Mode bit 1 = In-Circuit Debugger disabled, RB6/ICSPCLK/ICDCK/SEG14 and RB7/ICSPDAT/ICDDAT/SEG13 are general purpose I/O pins 0 = In-Circuit Debugger enabled, RB6/ICSPCLK/ICDCK/SEG14 and RB7/ICSPDAT/ICDDAT/SEG13 are dedicated to the debugger													
11	1 = Fail	FCMEN: Fail-Safe Clock Monitor Enabled bit 1 = Fail-Safe Clock Monitor is enabled 0 = Fail-Safe Clock Monitor is disabled													
10	1 = Inte	IESO: Internal External Switchover bit 1 = Internal External Switchover mode is enabled 0 = Internal External Switchover mode is disabled													
9-8	11 = BC 10 = BC 01 = BC	BOREN<1:D>: Brown-out Reset Selection bits <sup>(1)</sup> 11 = BOR enabled 10 = BOR enabled during operation and disabled in Sleep 01 = BOR controlled by SBOREN bit (PCON<4>) 00 = BOR disabled													
7	1 = Dat	<b>CPD:</b> Data Code Protection bit <sup>(2)</sup> 1 = Data memory code protection is disabled       0 = Data memory code protection is enabled													
6	1 = Pro	<b>CP</b> : Code Protection bit <sup>(3)</sup> 1 = Program memory code protection is disabled 0 = Program memory code protection is enabled													
5	1 = RB3	MCLRE: <u>RB3/MCLR</u> /VPP pin function is MCLR 1 = RB3/MCLR/VPP pin function is MCLR 0 = RB3/MCLR/VPP pin function is digital input, MCLR internally tied to VDD													
4	1 = PW	D = RBS/MCERVPP pin function is digital input, MCER internally led to VBB           PWRTE: Power-up Timer Enable bit           1 = PWRT disabled           0 = PWRT enabled													
3	1 = WD	Watchdog T enabled T disabled			y SWDTEN k	oit (WDTC	ON<0>)								
2-0	111 = F 110 = F 101 = H 100 = H 011 = E 010 = F 001 = X	<ul> <li>0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)</li> <li>FOSC&lt;2:0&gt;: Oscillator Selection bits</li> <li>111 = RC oscillator: CLKO function on RA6/OSC2/CLKO/T1OSO pin, RC on RA7/OSC1/CLKI/T1OSI</li> <li>110 = RCIO oscillator: I/O function on RA6/OSC2/CLKO/T1OSO pin, RC on RA7/OSC1/CLKI/T1OSI</li> <li>101 = INTOSC oscillator: CLKO function on RA6/OSC2/CLKO/T1OSO pin, I/O function on RA7/OSC1/CLKI/T1OSI</li> <li>100 = INTOSCIO oscillator: I/O function on RA6/OSC2/CLKO/T1OSO pin, I/O function on RA7/OSC1/CLKI/T1OSI</li> <li>101 = IC: I/O function on RA6/OSC2/CLKO/T1OSO pin, I/O function on RA7/OSC1/CLKI/T1OSI</li> <li>011 = EC: I/O function on RA6/OSC2/CLKO/T1OSO pin, I/O Sand RA7/OSC1/CLKI/T1OSI</li> <li>010 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKO/T1OSO and RA7/OSC1/CLKI/T1OSI</li> <li>001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKO/T1OSO and RA7/OSC1/CLKI/T1OSI</li> <li>000 = LP oscillator: Low-power crystal on RA6/OSC2/CLKO/T1OSO and RA7/OSC1/CLKI/T1OSI</li> </ul>													
	Note	<ol> <li>Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.</li> <li>2: The entire data EEPROM will be erased when the code protection is turned off.</li> <li>3: The entire program memory will be erased when the code protection is turned off.</li> <li>4: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.</li> </ol>													
	Legend	1:													
	R = Rea	adable bit		W =	= Writable bit	t	U =	Unimpleme	nted bit, rea	d as '0'					
	- n = Va	lue at POR		'1' :	= Bit is set		'0' =	Bit is cleare	ed	x =	Bit is unkn	own			

# 16.2 Reset

The PIC16F91X differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Reset (BOR)


Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

They are not affected by a WDT wake-up since this is viewed as the resumption of normal operation.  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different Reset situations, as indicated in Table 16-2. These bits are used in software to determine the nature of the Reset. See Table 16-5 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 16-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 19.0** "**Electrical Specifications**" for pulse width specifications.



#### FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

### 16.3 Power-on Reset

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Section 19.0 "Electrical Specifications" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see Section 16.3.3 "Brown-Out Reset (BOR)").

Note: The POR circuit does not produce an internal Reset when VDD declines. To re-enable the POR, VDD must reach Vss for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

### 16.3.1 MCLR


PIC16F91X has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive  $\overline{\text{MCLR}}$  pin low.

The behavior of the ESD protection on the MCLR pin has been altered from early devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 16-2, is suggested.

An internal MCLR option is enabled by clearing the MCLRE bit in the Configuration Word register. When cleared, MCLR is internally tied to VDD and an internal weak pull-up is enabled for the MCLR pin. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.

#### FIGURE 16-2: RECOMMENDED MCLR CIRCUIT



### 16.3.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.4 "Internal Clock Modes"**. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip and vary due to:

- VDD variation
- Temperature variation
- Process variation

See DC parameters for details (Section 19.0 "Electrical Specifications").

### 16.3.3 BROWN-OUT RESET (BOR)

The BOREN0 and BOREN1 bits in the Configuration Word register selects one of four BOR modes. Two modes have been added to allow software or hardware control of the BOR enable. When BOREN<1:0> = 01, the SBOREN bit (PCON<4>) enables/disables the BOR allowing it to be controlled in software. By selecting BOREN<1:0>, the BOR is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBOREN bit is disabled. See Register 16-1 for the configuration word definition.

If VDD falls below VBOR for greater than parameter (TBOR) (see **Section 19.0** "**Electrical Specifica-tions**"), the Brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not insured to occur if VDD falls below VBOR for less than parameter (TBOR).

On any Reset (Power-on, Brown-out Reset, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 16-3). The Power-up Timer will now be invoked, if enabled and will keep the chip in Reset an additional 64 ms.

Note:	The Power-up Timer is enabled by the
	PWRTE bit in the Configuration Word.


#### FIGURE 16-3: BROWN-OUT SITUATIONS

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.

#### 16.3.4 BOR CALIBRATION

The PIC16F91X stores the BOR calibration values in fuses located in the Calibration Word (2008h). The Calibration Word is not erased when using the specified bulk erase sequence in the "PIC16F91X *Memory Programming Specification*" (DS41244) and thus, does not require reprogramming.

Address 2008h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC16F91X *Memory Programming Specification*" (DS41244) for more information.



#### 16.3.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired, then OST is activated after the PWRT time-out has expired. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 16-4, Figure 16-5 and Figure 16-6 depict time-out sequences. The device can execute code from the INTOSC while OST is active, by enabling Two-Speed Start-up or Fail-Safe Monitor (see Section 3.6.2 "Two-Speed Start-up Sequence" and Section 3.7 "Fail-Safe Clock Monitor").

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then, bringing MCLR high will begin execution immediately (see Figure 16-5). This is useful for testing purposes or to synchronize more than one PIC16F91X device operating in parallel.

Table 16-5 shows the Reset conditions for some special registers, while Table 16-5 shows the Reset conditions for all the registers.

#### 16.3.6 POWER CONTROL (PCON) REGISTER

The Power Control (PCON) register (address 8Eh) has two Status bits to indicate what type of Reset that last occurred.

Bit 0 is  $\overline{\text{BOR}}$  (Brown-out Reset).  $\overline{\text{BOR}}$  is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if  $\overline{\text{BOR}} = 0$ , indicating that a Brown-out has occurred. The  $\overline{\text{BOR}}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see Section 16.3.3 "Brown-Out Reset (BOR)".

Oscillator Configuration	Powe	er-up	Brown-o	Wake-up	
Oscillator Configuration	<b>PWRTE</b> = 0	PWRTE = 1	<b>PWRTE</b> = 0	<b>PWRTE</b> = 1	from Sleep
XT, HS, LP <sup>(1)</sup>	TPWRT + 1024 • Tosc	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc
RC, EC, INTOSC	TPWRT	_	TPWRT	_	—

### TABLE 16-1: TIME-OUT IN VARIOUS SITUATIONS

**Note 1:** LP mode with T1OSC disabled.

#### TABLE 16-2: PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition			
0	u	1	1	Power-on Reset			
1	0	1	1	Brown-out Reset			
u	u	0	u	WDT Reset			
u	u	0	0	WDT Wake-up			
u	u	u	u	MCLR Reset during normal operation			
u	u	1	0	MCLR Reset during Sleep			

**Legend:** u = unchanged, x = unknown


### TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets <sup>(1)</sup>
03h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON		_	_	SBOREN	_	_	POR	BOR	01qq	Ouuu


Legend: u = unchanged, x = unknown, — = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOR.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.














#### TABLE 16-4: INITIALIZATION CONDITION FOR REGISTERS

Register	Address	Power-on Reset	MCLR Reset     WDT Reset     Brown-out Re	əset <sup>(1)</sup>	<ul> <li>Wake-up fror through inter</li> <li>Wake-up fror through WD1</li> </ul>	rupt n Sleep
W	—	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
INDF	00h/80h/ 100h/180h	XXXX XXXX	xxxx	XXXX	սսսս	սսսս
TMR0	01h/101h	xxxx xxxx	uuuu	uuuu	սսսս	uuuu
PCL	02h/82h/ 102h/182h	0000 0000	0000	0000	PC +	1 <sup>(3)</sup>
STATUS	03h/83h/ 103h/183h	0001 1xxx	000đ	quuu <sup>(4)</sup>	սսսզ	quuu <sup>(4)</sup>
FSR	04h/84h/ 104h/184h	XXXX XXXX	uuuu	uuuu	սսսս	uuuu
PORTA	05h	xxxx xxxx	0000	0000	uuuu	uuuu
PORTB	06h/106h	xxxx xxxx	0000	0000	uuuu	uuuu
PORTC	07h	xxxx xxxx	0000	0000	uuuu	uuuu
PORTD	08h	xxxx xxxx	0000	0000	uuuu	uuuu
PORTE	09h	xxxx		0000		uuuu
PCLATH	0Ah/8Ah/ 10Ah/18Ah	0 0000	0	0000	u	uuuu
INTCON	0Bh/8Bh/ 10Bh/18Bh	0000 000x	0000	000x	uuuu	uuuu <sup>(2)</sup>
PIR1	0Ch	0000 0000	0000	0000	uuuu	uuuu <sup>(2)</sup>
PIR2	0Dh	0000 -0-0	0000	-0-0	uuuu	
TMR1L	0Eh	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
TMR1H	0Fh	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
T1CON	10h	0000 0000	uuuu	uuuu	uuuu	uuuu
TMR2	11h	01-0 0-00	01-0	0-00	uu-u	u-uu
T2CON	12h	-000 0000	-000	0000	-uuu	uuuu
SSPBUF	13h	xxxx xxxx	xxxx	xxxx	uuuu	uuuu
SSPCON	14h	0000 0000	0000	0000	uuuu	uuuu
CCPR1L	15h	0000 0000	0000	0000	uuuu	uuuu
CCPR1H	16h	0000 0010	0000	0010	uuuu	uuuu
CCP1CON	17h	000x 000x	000x	000x	uuuu	uuuu
RCSTA	18h	0 1000	0	1000	u	uuuu
TXREG	19h	0000 0000	0000	0000	uuuu	uuuu
RCREG	1Ah	0000 0000	0000	0000	uuuu	uuuu
CCP2CON	1Dh	00 0000	00	0000	uu	uuuu
ADRESH	1Eh	xxxx xxxx	uuuu	uuuu	uuuu	uuuu

**Legend:** u = unchanged, x = unknown, --- = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

**2:** One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

- **3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- **4:** See Table 16-5 for Reset value for specific condition.
- **5:** If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

TABLE 16-4:	INITIALIZA	NITIALIZATION CONDITION FOR REGISTERS (CONTINUED)									
Register	Address	Power-on Reset	<ul> <li>MCLR Reset</li> <li>WDT Reset</li> <li>Brown-out Reset<sup>(1)</sup></li> </ul>	<ul> <li>Wake-up from Sleep through interrupt</li> <li>Wake-up from Sleep through WDT time-out</li> </ul>							
ADCON0	1Fh	0000 0000	0000 0000	սսսս սսսս							
OPTION_REG	81h/181h	1111 1111	1111 1111	uuuu uuuu							
TRISA	85h	1111 1111	1111 1111	uuuu uuuu							
TRISB	86h/186h	1111 1111	1111 1111	uuuu uuuu							
TRISC	87h	1111 1111	1111 1111	uuuu uuuu							
TRISD	88h	1111 1111	1111 1111	uuuu uuuu							
TRISE	89h	1111 1111	1111 1111	uuuu uuuu							
PIE1	8Ch	0000 0000	0000 0000	uuuu uuuu							
PIE2	8Dh	0000 0000	0000 0000	uuuu uuuu							
PCON	8Eh	010x	0uuu <sup>(1,5)</sup>	uuuu							
OSCCON	8Fh	-110 q000	-110 x000	-uuu uuuu							
OSCTUNE	90h	0 0000	u uuuu	u uuuu							
ANSEL	91h	1111 1111	1111 1111	uuuu uuuu							
PR2	92h	1111 1111	1111 1111	1111 1111							
SSPADD	93h	0000 0000	0000 0000	uuuu uuuu							
SSPSTAT	94h	0000 0000	0000 0000	uuuu uuuu							
WPUB	95h	1111 1111	1111 1111	uuuu uuuu							
IOCB	96h	0000	0000	uuuu							
CMCON1	97h	10	10	uu							
TXSTA	98h	0000 -010	0000 -010	uuuu -uuu							
SPBRG	99h	0000 0000	0000 0000	uuuu uuuu							
CMCON0	9Ch	0000 0000	0000 0000	uuuu uuuu							
VRCON	9Dh	0-0- 0000	0-0- 0000	u-u- uuuu							
ADRESL	9Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu							
ADCON1	9Fh	-000	-000	-uuu							
WDTCON	105h	0 1000	0 1000	u uuuu							
LCDCON	107h	0001 0011	0001 0011	uuuu uuuu							
LCDPS	108h	0000 0000	0000 0000	uuuu uuuu							
LVDCON	109h	00 -100	00 -100	uu -uuu							
EEDATL	10Ch	0000 0000	0000 0000	uuuu uuuu							
EEADRL	10Dh	0000 0000	0000 0000	นนนน นนนน							
EEDATH	10Eh	00 0000	0000 0000	นนนน นนนน							
EEADRH	10Fh	0 0000	0000 0000	<u>uuuu</u> uuuu							
LCDDATA0	110h	xxxx xxxx	uuuu uuuu	นนนน นนนน							
LCDDATA1	111h	xxxx xxxx	uuuu uuuu	นนนน นนนน							
LCDDATA2	112h	xxxx xxxx	<u>uuuu</u> uuuu	<u>uuuu</u> uuuu							

TABLE 16-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, — = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

- **3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- **4:** See Table 16-5 for Reset value for specific condition.
- 5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

Register	Address	Power-on Reset	<ul> <li>MCLR Reset</li> <li>WDT Reset</li> <li>Brown-out Reset<sup>(1)</sup></li> </ul>	<ul> <li>Wake-up from Sleep through interrupt</li> <li>Wake-up from Sleep through WDT time-out</li> </ul>
LCDDATA3	113h	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDDATA4	114h	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDDATA5	115h	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDDATA6	116h	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDDATA7	117h	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDDATA8	118h	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDDATA9	119h	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDDATA10	11Ah	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDDATA11	11Bh	xxxx xxxx	uuuu uuuu	uuuu uuuu
LCDSE0	11Ch	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE1	11Dh	0000 0000	սսսս սսսս	uuuu uuuu
LCDSE2	11Eh	0000 0000	uuuu uuuu	uuuu uuuu
EECON1	18Ch	x x000	u q000	u uuuu

#### TABLE 16-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, — = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

**3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 16-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

#### TABLE 16-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	010x
MCLR Reset during normal operation	000h	000u uuuu	0uuu
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu
WDT Reset	000h	0000 uuuu	0uuu
WDT Wake-up	PC + 1	uuu0 Ouuu	uuuu
Brown-out Reset	000h	0001 luuu	0110
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuul Ouuu	uuuu

**Legend:** u = unchanged, x = unknown, — = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

### 16.4 Interrupts

The PIC16F91X has multiple sources of interrupt:

- External Interrupt RB0/INT/SEG0
- TMR0 Overflow Interrupt
- PORTB Change Interrupts
- 2 Comparator Interrupts
- A/D Interrupt
- Timer1 Overflow Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt
- LCD Interrupt
- PLVD Interrupt
- USART Receive and Transmit interrupts
- CCP1 and CCP2 Interrupts
- TMR2 Interrupt

The Interrupt Control (INTCON) register and Peripheral Interrupt Request 1 (PIR1) register record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIE1 register. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- PORTB Change Interrupt
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the special registers, PIR1 and PIR2. The corresponding interrupt enable bit are contained in the special registers, PIE1 and PIE2.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- A/D Interrupt
- USART Receive and Transmit Interrupts
- Timer1 Overflow Interrupt
- CCP1 Interrupt
- SSP Interrupt

The following interrupt flags are contained in the PIR2 register:

- Fail-Safe Clock Monitor Interrupt
- Comparator 1 and 2 Interrupts
- LCD Interrupt
- PLVD Interrupt
- CCP2 Interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 16-8). The latency is the same for one or two-cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
  - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, A/D or data EEPROM modules, refer to the respective peripheral section.

Note: The ANSEL (91h) and CMCON0 (9Ch) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. Also, if a LCD output function is active on an external interrupt pin, that interrupt function will be disabled.

#### 16.4.1 RB0/INT/SEG0 INTERRUPT

External interrupt on RB0/INT/SEG0 pin is edge-triggered; either rising if the INTEDG bit (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT/SEG0 pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RB0/INT/SEG0 interrupt can wake-up the processor from Sleep if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up (0004h). See Section 16.7 "Power-Down Mode (Sleep)" for details on Sleep and Figure 16-10 for timing of wake-up from Sleep through RB0/INT/SEG0 interrupt.


#### 16.4.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. See **Section 5.0 "Timer0 Module"** for operation of the Timer0 module.

#### 16.4.3 PORTB INTERRUPT

An input change on PORTB change sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<3>) bit. Plus, individual pins can be configured through the IOCB register.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.



#### FIGURE 16-7: INTERRUPT LOGIC




FIGURE 16-8: INT PIN INTERRUPT TIMING

- 3: CLKO is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 19.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh, 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
0Ch	PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	OSFIF	C2IF	C1IF	LCDIF	_	LVDIF	_	CCP2IF	0000 -0-0	0000 -0-0
8Ch	PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	OSFIE	C2IE	C1IE	LCDIE	_	LVDIE	_	CCP2IE	0000 -0-0	0000 -0-0

#### TABLE 16-6: SUMMARY OF INTERRUPT REGISTERS

**Legend:** x = unknown, u = unchanged, — = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the interrupt module.

### 16.5 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and Status registers). This must be implemented in software.

Since the lower 16 bytes of all banks are common in the PIC16F91X (see Figure 2-3), temporary holding registers, W\_TEMP and STATUS\_TEMP, should be placed in here. These 16 locations do not require banking and therefore, make it easier to context save and restore. The same code shown in Example 16-1 can be used to:

- Store the W register
- Store the Status register
- Execute the ISR code
- Restore the Status (and Bank Select Bit register)
- Restore the W register

Note:	The PIC16F91X normally does not require								
	saving	the	PCLA	TH.	How	vever,	if		
	computed GOTO's are used in the ISR and								
	the ma	ain coc	le, the	PCL	ATH.	must	be		
	saved a	and res	tored in	the I	SR.				

#### EXAMPLE 16-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS,W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		;Insert user code here
:		
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into Status register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

# 16.6 Watchdog Timer (WDT)

For PIC16F91X, the WDT has been modified from previous PIC16F devices. The new WDT is code and functionally compatible with previous PIC16F WDT modules and adds a 16-bit prescaler to the WDT. This allows the user to have a scaled value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds. WDT is cleared under certain conditions described in Table 16-7.

#### 16.6.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit does not reflect that the LFINTOSC is enabled.

The value of WDTCON is `---0 1000' on all Resets. This gives a nominal time base of 16 ms, which is compatible with the time base generated with previous PIC16F microcontroller versions.

Note:	When the Oscillator Start-up Timer (OST)							
	is invoked, the WDT is held in Reset,							
	because the WDT Ripple Counter is used							
	by the OST to perform the oscillator delay							
	count. When the OST count has expired,							
	the WDT will begin counting (if enabled).							

A new prescaler has been added to the path between the INTOSC and the multiplexers used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the INTOSC by 32 to 65536, giving the WDT a nominal range of 1 ms to 268s.


#### 16.6.2 WDT CONTROL

The WDTE bit is located in the Configuration Word register. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit (WDTCON<0>) has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits (OPTION\_REG) have the same function as in previous versions of the PIC16F family of microcontrollers. See **Section 5.0 "Timer0 Module"** for more information.





#### TABLE 16-7: WDT STATUS

Conditions	WDT
WDTE = 0	
CLRWDT Command	Cleared
Oscillator Fail Detected	Cleared
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST

#### **REGISTER 16-2:** WDTCON – WATCHDOG TIMER CONTROL REGISTER (ADDRESS: 105h)

U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN
bit 7							bit 0

- bit 7-5 Unimplemented: Read as '0'
- bit 4-1 WDTPS<3:0>: Watchdog Timer Period Select bits

Bit Value = Prescale Rate

	iuc	
0000	=	1:32
0001	=	1:64
0010	=	1:128
0011	=	1:256
0100	=	1:512 (Reset value)
0101	=	1:1024
0110	=	1:2048
0111	=	1:4096
1000	=	1:8192
1001	=	1:16384
1010	=	1:32768
1011	=	1:65536
1100	=	reserved
1101	=	reserved
1110	=	reserved
1111	=	reserved

bit 0

0 SWDTEN: Software Enable or Disable the Watchdog Timer bit<sup>(1)</sup>

1 = WDT is turned on

0 = WDT is turned off (Reset value)

**Note 1:** If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### TABLE 16-8: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
105h	WDTCON	—	—	_	WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
2007h <sup>(1)</sup>	CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0

Legend: Shaded cells are not used by the Watchdog Timer.

**Note 1:** See Register 16-1 for operation of all Configuration Word register bits.

# 16.7 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit in the Status register is cleared.
- TO bit is set.
- Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSS, with no external circuitry drawing current from the I/O pin, and the comparators and CVREF should be disabled. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The  $\overline{\text{MCLR}}$  pin must be at a logic high level.

Note:	It should be noted that a Reset generated
	by a WDT time-out does not drive MCLR
	pin low.

### 16.7.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on  $\overline{\text{MCLR}}$  pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from RB0/INT/SEG0 pin, PORTB change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The  $\overline{TO}$  and  $\overline{PD}$  bits in the Status register can be used to determine the cause of device Reset. The  $\overline{PD}$  bit, which is set on power-up, is cleared when Sleep is invoked.  $\overline{TO}$  bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 Interrupt. Timer1 must be operating as an asynchronous counter.
- 2. EUSART Receive Interrupt
- 3. A/D conversion (when A/D clock source is RC)
- 4. EEPROM write operation completion
- 5. Comparator output changes state
- 6. Interrupt-on-change
- 7. External Interrupt from INT pin

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is
	cleared), but any interrupt source has both
	its interrupt enable bit and the correspond-
	ing interrupt flag bits set, the device will
	immediately wake-up from Sleep. The
	SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

### 16.7.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overrightarrow{PD}$  bit. If the  $\overrightarrow{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

#### WAKE-UP FROM SLEEP THROUGH INTERRUPT **FIGURE 16-10:**

OSC1 <sup>(1)</sup> /			$\sim$					
CLKO <sup>(4)</sup>	/			Tost <sup>(2)</sup>		ز۲	/	/
INT pin							1 1	
NTF flag NTCON<1>) ─			\		Interrupt Laten	<sub>CV</sub> <sup>(3)</sup>		
iIE bit NTCON<7>)			Processor in Sleep				!	
ruction Flow PC χ	PC X	PC + 1	<u>Х РС +</u>	2 X	PC + 2	PC + 2	(	0005h
nstruction {	Inst(PC) = Sleep	Inst(PC + 1)	1		Inst(PC + 2)		Inst(0004h)	Inst(0005h)
nstruction {	Inst(PC - 1)	Sleep	1	1	Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)

TOST = 1024 TOSC (drawing not to scale). This delay does not apply to EC and RC Oscillator modes. 2:

3:

GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line. CLKO is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference. 4:

# 16.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP for verification purposes.

Note: The entire data EEPROM and Flash program memory will be erased when the code protection is turned off. See the "PIC16F91X *Memory Programming Specification*" (DS41244) for more information.

# 16.9 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are used.

# 16.10 In-Circuit Serial Programming

The PIC16F91X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for:


- power
- ground
- programming voltage

This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by RB7/ICSPDAT/ICDDAT/SEG13 holding the and RB6/ICSPCLK/ICDCK/SEG14 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See "PIC16F91X Memory Programming Specification" (DS41244) for more information. RB7/ICSPDAT/ICDDAT/SEG13 becomes the programming data and RB6/ICSPCLK/ICDCK/SEG14 becomes the programming Roth clock. RB7/ICSPDAT/ICDDAT/SEG13 and RB6/ICSPCLK/ICDCK/SEG14 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the "PIC16F91X *Memory Programming Specification"* (DS41244). A typical In-Circuit Serial Programming connection is shown in Figure 16-11.

#### FIGURE 16-11: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



### 16.11 In-Circuit Debugger

The PIC16F91X-ICD can be used in any of the package types. The device will be mounted on the target application board, which in turn has a 3 or 4 wire connection to the ICD tool.

When the debug bit in the Configuration Word (CONFIG<12>) is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. See Table 16-9 for more detail.

Note: The user's application must have the circuitry required to support ICD functionality. Once the ICD circuitry is enabled, normal device pin functions on RB6/ICSPCLK/ICDCK/SEG14 and RB7/ICSPDAT/ICDDAT/SEG13 will not be usable. The ICD circuitry uses these pins for communication with the ICD2 external debugger.

For more information, see "Using *MPLAB*<sup>®</sup> *ICD* 2" (DS51265), available on Microchip's web site (www.microchip.com).

#### 16.11.1 ICD PINOUT

The devices in the PIC16F91X family carry the circuitry for the In-Circuit Debugger on-chip and on existing device pins. This eliminates the need for a separate die or package for the ICD device. The pinout for the ICD device is the same as the devices (see **Section 1.0 "Device Overview"** for complete pinout and pin descriptions). Table 16-9 shows the location and function of the ICD related pins on the 28 and 40 pin devices.

#### TABLE 16-9:PIC16F91X-ICD PIN DESCRIPTIONS

Pin (I	PDIP)	Name	Tuno	Dull up	Description
PIC16F914/917	PIC16F913/916	Name	Туре	Pull-up	Description
40	28	ICDDATA	TTL	—	In Circuit Debugger Bidirectional data
39	27	ICDCLK	ST	—	In Circuit Debugger Bidirectional clock
1	1	MCLR/Vpp	ΗV	_	Programming voltage
11,32	20	Vdd	Р	—	
12,31	8,19	Vss	Р	_	

Legend: TTL = TTL input buffer, ST = Schmitt Trigger input buffer, P = Power, HV = High Voltage

# 17.0 INSTRUCTION SET SUMMARY

The PIC16F91X instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 17-1, while the various opcode fields are summarized in Table 17-1.

Table 17-2 lists the instructions recognized by the MPASM<sup>TM</sup> assembler. A complete description of each instruction is also available in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1  $\mu$ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	
	future products, do not use the OPTION
	and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

# 17.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF GPIO instruction will read GPIO, clear all the data bits, then write the result back to GPIO. This example would have the unintended result of clearing the condition that set the GPIF flag.

#### TABLE 17-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is $d = 1$ .
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

# FIGURE 17-1: GENERAL FORMAT FOR INSTRUCTIONS

13		87	6		0
OPC	ODE	d		f (FILE #)	
d = 0	for destination	ation W	1		
	for destination				
f = 7-	-bit file regi	ster ad	dress	3	
Bit-orient	ed file regi	ster op	perat	ions	
13	1	09	7	6	0
OF	CODE	b (B	IT #)	f (FILE #)	
b = 3 f = 7	b-bit bit add bit file regi d control c	ster ad		5	
b = 3 f = 7	bit file regi	ster ad		5	
b = 3 f = 7	bit file regi	ster ad		3	0
b = 3 f = 7 <b>-iteral an</b> General	bit file regi	ster ad	ons	k (literal)	0
b = 3 f = 7 Literal and General 13 OF	bit file regi	ster ad	<b>ons</b> 7		0
b = 3 $f = 7$ <b>Literal and</b> General $13$ $CF$ $k = 8$	bit file regi d control c PCODE -bit immed	ster ad operati 8 iate va	ons 7 lue		0
b = 3 $f = 7$ <b>Literal and</b> General $13$ $CF$ $k = 8$	bit file regi	ster ad operati 8 iate va	ons 7 lue		0
b = 3 $f = 7$ <b>Literal and</b> General $13$ $CF$ $k = 8$	bit file regi d control c PCODE -bit immed	ster ad operati 8 iate va	ons 7 lue		0

Mnemonic, Operands		Description	0		14-Bit	Opcode	e	Status	Mate
Opera	ands	Description	Cycles	MSb			LSb	Affected	Note
		BYTE-ORIENTED FIL	E REGISTER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2,
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff			1, 2,
IORWF	f, d	Inclusive OR W with f		00	0100	dfff		Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff		Z	1, 2
MOVWF	., ∝ f	Move W to f	1	00	0000		ffff	_	-,_
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00		dfff		С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff		č	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	C,DC,Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110		ffff	0,00,2	1, 2
XORWF	f. d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
nonm	i, u	BIT-ORIENTED FILE	· ·			arri		-	.,_
		-		-	-				
BCF	f, b	Bit Clear f	1	01		bfff			1, 2
BSF	f, b	Bit Set f	1	01		bfff			1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 <b>(2)</b>	01	11bb	bfff	ffff		3
		LITERAL AND CO	ONTROL OPERAT	IONS					-
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
	k	Exclusive OR literal with W	1	11		kkkk		Z	

# TABLE 17-2: PIC16F91X INSTRUCTION SET

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

**3:** If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

**Note:** Additional information on the mid-range instruction set is available in the *PICmicro<sup>®</sup> Mid-Range MCU Family Reference Manual*" (DS33023).

# 17.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[ <i>label</i> ] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BSF	Bit Set f
Syntax:	[ label ] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[ <i>label</i> ] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSC	Bit Test, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = <math>0</math></b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a two-cycle instruction.

Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

AND W with f

ANDWF

BTFSS	Bit Test f, Skip if Set
Syntax:	[ label ] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC)+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<10:0>, (PCLATH<4:3>) $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

COMF	Complement f
Syntax:	[ <i>label</i> ] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a two-cycle instruction.

GOTO	Go to Address
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a two-cycle instruction.

IORLW	Inclusive OR Literal with W		
Syntax:	[ <i>label</i> ] IORLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .OR. $k \rightarrow$ (W)		
Status Affected:	Z		
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.		

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[ <i>label</i> ] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	00 1000 dfff ffff
Description:	The contents of register 'f' is moved to a destination dependent upon the status of 'd'. If 'd' = 0, destination is W register. If 'd' = 1, the destination is file register 'f' itself. 'd' = 1 is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example	Movf fsr, $0$
	After Instruction W = value in FSR register Z = 1

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \to (f)$
Status Affected:	None
Encoding:	00 0000 lfff ffff
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example	MOVWF OPTION
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F

MOVLW	Move Literal to W		
Syntax:	[ <i>label</i> ] MOVLW k		
Operands:	$0 \le k \le 255$		
Operation:	$k \rightarrow (W)$		
Status Affected:	None		
Encoding:	11 00xx kkkk kkkk		
Description:	The eight bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.		
Words:	1		
Cycles:	1		
Example	MOVLW 0x5A		
	After Instruction W = $0x5A$		

NOP	No Operation			
Syntax:	[ label ]	NOP		
Operands:	None			
Operation:	No opera	ation		
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No opera	ation.		•
Words:	1			
Cycles:	1			
Example	NOP			

© 2004 Microchip Technology Inc.

RETFIE	Return from Interrupt		
Syntax:	[label] RETFIE		
Operands:	None		
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$		
Status Affected:	None		
Encoding:	00 0000 0000 1001		
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.		
Words:	1		
Cycles:	2		
Example	RETFIE		
	After Interrupt PC = TOS GIE = 1		

RETLW	Return with Literal in W			
Syntax:	[ <i>label</i> ] RETLW k			
Operands:	$0 \le k \le 255$			
Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$			
Status Affected:	None			
Encoding:	11 01xx kkkk kkkk			
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.			
Words:	1			
Cycles:	2			
<u>Example</u>	CALL TABLE ; W contains table ;offset value • ;W now has table			
TABLE	value			
	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;			
	• RETLW kn :End of table			
	,			
	Before Instruction W = 0x07			
	After Instruction W = value of k8			

RETURN	Return from Subroutine		
Syntax:	[label] RETURN		
Operands:	None		
Operation:	$TOS\toPC$		
Status Affected:	None		
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.		

RLF	Rotate Lo	eft f thr	ough	Carr	у
Syntax:	[ label ]	RLF	f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	7			
Operation:	See desc	ription b	below		
Status Affected:	С				
Encoding:	00	1101	df	ff	ffff
Description:	The conterror rotated on the Carry result is p If 'd' is '1' back in re	he bit to Flag. If blaced ir , the res egister 'f	the le 'd' is h the \ sult is	eft thr '0', th V reg store	ough ne jister.
Words:	1				
Cycles:	1				
Example	RLF	REG1,	0		
	Before In	structior	า		
		REG1 C	=	1110 0	0110
	After Inst	-		0	
		REG1 W		1110	0110 1100

# SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ \text{prescaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBLW	Subtract W from Literal
Syntax:	[ <i>label</i> ] SUBLW k
Operands:	$0 \le k \le 255$
Operation:	$k \text{ - (W)} \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	C Register f

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - (W) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[ <i>label</i> ] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR Literal with W
Syntax:	[label] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

# 18.0 DEVELOPMENT SUPPORT

The  ${\rm PICmicro}^{\circledast}$  microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB C30 C Compiler
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
  - MPLAB dsPIC30 Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM.net<sup>™</sup> Demonstration Board
  - PICDEM 2 Plus Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 4 Demonstration Board
  - PICDEM 17 Demonstration Board
  - PICDEM 18R Demonstration Board
  - PICDEM LIN Demonstration Board
  - PICDEM USB Demonstration Board
- Evaluation Kits
  - KEELOQ<sup>®</sup> Security ICs
  - PICDEM MSC
  - microID<sup>®</sup> RFID
  - CAN
  - PowerSmart<sup>®</sup> Battery Management
  - Analog

# 18.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> based application that contains:

- An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files (assembly or C)
  - mixed assembly and C
  - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

#### 18.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard hex files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 18.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 18.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 18.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

# 18.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

#### 18.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

#### 18.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

## 18.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 18.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 18.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

## 18.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

# 18.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP<sup>™</sup> cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

#### 18.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

#### 18.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C68X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

#### 18.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

### 18.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

## 18.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

## 18.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

# 18.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

## 18.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

# 18.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

# 18.23 PICkit<sup>™</sup> 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC<sup>®</sup> microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB<sup>®</sup> IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC<sup>®</sup> Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

#### 18.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

## 18.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA<sup>®</sup> development kit
- microID development and rfLab<sup>™</sup> development software
- SEEVAL<sup>®</sup> designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits. NOTES:

# **19.0 ELECTRICAL SPECIFICATIONS**

# Absolute Maximum Ratings<sup>(†)</sup>


A	bsolute maximum Ratings <sup>(1)</sup>	
Ar	nbient temperature under bias	40° to +125°C
Sto	orage temperature	
Vo	Itage on VDD with respect to Vss	Q.3 <del>∀ to</del> +6.5V
Vo	Itage on MCLR with respect to Vss	
Vo	Itage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
	tal power dissipation <sup>(1)</sup>	
Ma	aximum current out of Vss pin	\
Ma	aximum current into VDD pin	,
Inp	put clamp current, lικ (VI < 0 or VI > VDD)	±20 mA
Οι	put clamp current, liк (Vi < 0 or Vi > VDD) utput clamp current, loк (Vo < 0 or Vo >VDD)	±20 mA
Ma	aximum output current sunk by any I/O pin	25 mA
Ma	aximum output current sourced by any I/O pin	25 mA
Ma	aximum current sunk by PORTA, PORTB and PORTE <sup>(2)</sup> (combined)	200 mA
Ma	aximum current sourced by PORTA, PORTB and PORTE <sup>(2)</sup> (combined)	200 mA
Ма	aximum current sourced PORTA and PORTC (combined)	200 mA
	aximum current sunk by PORTA and PORTC (combined)	

**Note 1:** Power dissipation is calculated as follows:  $PDIS = VDD \times \{IDD - \sum IOH\} + \sum \{(VDD - VOH) \times IOH\} + \sum (VOL \times IOL).$ **2:** PORTD and PORTE are not implemented in PIC16F913/916 devices.

† NOTICE: Stresses above those listed upder "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the MCLR pin, rather than pulking this pin directly to Vss.

# PIC16F91X



 $\overline{}$ 

#### 19.1 DC Characteristics: PIC16F91X -I (Industrial) PIC16F91X -E (Extended)

DC CHA	ARACTE	RISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Sym	Characteristic	Min	Тур†	Max	Conditions					
	Vdd	Supply Voltage					Fosc < = 4 MHz;				
D001			2.0	—	5.5	V					
D001C			3.0	—	5.5	V	Fosc < 710 MHz				
D001D			4.5	—	5.5	V	FOSC < = 20 MHZ				
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5*		—	V	Device in Sleep mode				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	—	×	See Section 16.3 "Power-on Reset" for details.				
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	-	$\overline{(}$	Vins	See Section 16.3 "Power-on Reset" for details.				
D005	VBOR	Brown-out Reset		2,1	$h \geq$	V					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

© 2004 Microchip Technology Inc.

\*

## 19.2 DC Characteristics: PIC16F91X-I (Industrial)

DC CH/	ARACTERISTICS		ard Oper				es otherwise stated) -85°C for industrial
Param No.	Device Characteristics	Min	Тур†	Max	Units		Conditions
NO.						Vdd	Note
D010	Supply Current (IDD) <sup>(1, 2)</sup>		12	TBD	μΑ	2.0	Fosc = 32 kHz
			18	TBD	μΑ	3.0	LP Oscillator mode
		—	35	TBD	μΑ	5.0	
D011		_	110	TBD	μΑ	2.0	Fosc = Militz
			190	TBD	μΑ	3.0	XT Oscillator mode
			330	TBD	μA	5.0<	
D012			220	TBD	μΑ	20	FOSC = 4 MHz
			370	TBD	μA	(3.0 <sup>-</sup>	XT Oscillator mode
		_	0.6	TBD	mA	5.0	
D013		_	70	TBD	μĄ	2.0	Fosc = 1 MHz
			140	TBD/	Au	/3.0	EC Oscillator mode
		—	260	твб<	ΛμA	5.0	
D014		_	180	TBQ	ųА	2.0	Fosc = 4 MHz
		_	320	TBD	μÂ	3.0	EC Oscillator mode
		—	500	(TBD	μA	5.0	
D015			TBD	ŢĚD	μΑ	2.0	Fosc = 31 kHz
		+ /	TBD	TBD	μΑ	3.0	INTOSC mode
		$\sim$	TBD	TBD	mA	5.0	
D016			<b>ઁ∕</b> 340	TBD	μΑ	2.0	Fosc = 4 MHz
		) )	500	TBD	μΑ	3.0	INTOSC mode
		$\sim$	0.8	TBD	mA	5.0	
D017		>	180	TBD	μΑ	2.0	Fosc = 4 MHz
			320	TBD	μΑ	3.0	EXTRC mode
			580	TBD	μΑ	5.0	
D018			2.1	TBD	mA	4.5	Fosc = 20 MHz
		—	3.0	TBD	mA	5.0	HS Oscillator mode
D020	Power-down Base		1.0	TBD	μA	2.0	WDT, BOR, Comparators, VREF and
	Current (IPD) <sup>(4)</sup>		0.4	TBD	μΑ	3.0	T1OSC disabled
$\left\langle \cdot \right\rangle$		—	2.9	TBD	μΑ	5.0	

Legend: TBD = To Be Determined

Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
- 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

19.2	DC Characteristics: P	1	•		, ,		·
DC CHA	RACTERISTICS		ard Oper ting temp				s otherwise stated) ·85°C for industrial
Param			<b>T</b>		11		Conditions
No.	Device Characteristics	Min	Тур†	Max	Units	Vdd	Note
D021		—	0.3	TBD	μA	2.0	WDT Currept
		_	1.8	TBD	μΑ	3.0	
		—	8.4	TBD	μΑ	5.0	
D022		—	58	TBD	μΑ	3.0	BQR Quirept
		—	75	TBD	μΑ	5.0	
D023		—	3.3	TBD	μΑ	2.0	Comparator Current <sup>(3)</sup>
		—	6.1	TBD	μΑ	3.0	
		—	11.5	TBD	μA	(50L	
D024		_	58	TBD	μA	2.0	
			85	TBD	μA	3.0	
		—	138	TBD	> phA	/5.0	
D025		_	4.0	твб<	/µA	2.0	T1OSC Current
		_	4.6	(ÎBD)	μA	3.0	
		—	6.0	TBD	μA	5.0	
D026		—	1.2	TBD	nA	3.0	A/D Current
		—	0.0022	Ţ₿D	μA	5.0	
D024		-//	∧ <sup>58</sup>	ŤBD	μΑ	2.0	CVREF Current
		$\leq$	85	TBD	μΑ	3.0	
	(	$P \rightarrow$	×138	TBD	μΑ	5.0	
D025	$\sim$ ((	$( \rightarrow)$	4.0	TBD	μA	2.0	T1OSC Current
			4.6	TBD	μΑ	3.0	1
		$\rangle -$	6.0	TBD	μA	5.0	
D026	$\langle \rangle$	—	1.2	TBD	nA	3.0	A/D Current
	$\land \lor \checkmark$	—	0.0022	TBD	μA	5.0	

# 19.2 DC Characteristics: PIC16F91X-I (Industrial) (Continued)

**Legend:** TBD = To Be Determined

+ Data in Typ column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1:<

**1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

19.3	<b>DC Characteristics: PI</b>	C16F9	1Х-Е (Е	xtende	ed)		$\sim$
DC CH	ARACTERISTICS		ard Opera				otherwise stated) 25°C for extended
Param							Conditions
No.	Device Characteristics	Min	Тур†	Мах	Units	Vdd	Note
D010E	Supply Current (IDD) <sup>(1, 2)</sup>	_	9	TBD	μΑ	2.0	Fosc 4.82 KHz
		—	18	TBD	μΑ	3.0	LP Oscillator mode
		—	35	TBD	μΑ	5.0	
D011E		—	110	TBD	μΑ	2.0	€osc = 1 MHz
		—	190	TBD	μΑ	3.0	XT Oscillator mode
		—	330	TBD	μΑ	5.0	
D012E		—	220	TBD	μΑ <	/2.0	Fosc = 4 MHz
		—	370	TBD	μA	3.0	XT Oscillator mode
		_	0.6	TBD	(mA)	5.0	Ť
D013E		—	70	ΤBΏ	JIA /	2.0	Fosc = 1 MHz
		—	140	(BD)	μA	3.0	EC Oscillator mode
		—	260 <	(IBD	μΑ	5.0	
D014E		_	180	-7BQ	μA	2.0	Fosc = 4 MHz
		—	320	TBD	μΑ	3.0	EC Oscillator mode
			580	TBD	μΑ	5.0	
D015E		H	TBD	TBD	μΑ	2.0	Fosc = 31 kHz
		$\langle \langle \rangle$	∕ĵ⁄₿D	TBD	μΑ	3.0	INTOSC mode
	$\square$	$\overline{7}$	TBD	TBD	mA	5.0	
D016E		Ĥ	340	TBD	μΑ	2.0	Fosc = 4 MHz
	~ / / ~		500	TBD	μΑ	3.0	INTOSC mode
		_	0.8	TBD	mA	5.0	
D017E	$\land$	_	180	TBD	μA	2.0	Fosc = 4 MHz
		_	320	TBD	μA	3.0	EXTRC mode
		—	580	TBD	μΑ	5.0	
D018E		_	2.1	TBD	mA	4.5	Fosc = 20 MHz
	$\sim$	—	2.4	TBD	mA	5.0	HS Oscillator mode
Legend	TBD = To Be Determined		-	•			

Legend: **™**BD/≓ To Be Determined

> Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, Note 1: from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC CHA	ARACTERISTICS		ard Operat ting temper			•	otherwise stated) 25°C for extended
Param	Device Characteristics	Min	Typt	Max	Units		Conditions
No.			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			VDD	Note
D020E	Power-down Base		0.00099	TBD	μA	2.0	WDT, BOR, Comparators, VREF
	Current (IPD) <sup>(4)</sup>	—	0.0012	TBD	μA	3.0	and T10SC disabled
		—	0.0029	TBD	μA	5.0	$\sim$
D021E		—	0.3	TBD	μΑ	2.0	WDTQurrent
		—	1.8	TBD	μΑ	3.0 <	
		—	8.4	TBD	μA	50	$\Delta \otimes$
D022E		—	58	TBD	μΑ	3.0	BOR Current
		—	109	TBD	μΑ 🤇	5.0	7
D023E		—	3.3	TBD	μA	20	Comparator Current <sup>(3)</sup>
		—	6.1	TBD	μA	3.0	
		—	11.5	твø>	/µA	5.0	
D024E		_	58	₹₿Q́∕	μA	2.0	CVREF Current
			85 <	(TBD)	μΑ	3.0	
		_	138	-778D	~ μΑ	5.0	
D025E			4.0	TBD	μΑ	2.0	T1OSC Current
			4.6	ТвD	μΑ	3.0	
		$\left  - \right/ \right $	<u> </u>	TBD	μA	5.0	
D026E		$\leq$	0.0012	TBD	μΑ	3.0	A/D Current <sup>(3)</sup>
		₽7 <u>-</u> `	0.0022	TBD	μΑ	5.0	

# 19.3 DC Characteristics: PIC16F91X-E (Extended) (Continued)

**Legend:** TBD = To Be Determined

† Data in 'Typ' column is at 5.04, 25°C unless otherwise stated. These parameters are for design guidance only and are not/tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

### 19.4 DC Characteristics: PIC16F91X-I (Industrial), PIC16F91X-E (Extended)

DC CHA	ARACT	ERISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions					
	Vil	Input Low Voltage										
		I/O port:										
D030		with TTL buffer	Vss	—	0.8	V	4:5V ≤ VDD \$5.5V					
D030A			Vss	—	0.15 Vdd	V	Otherwise					
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	Ń	Entire range					
D032		MCLR, OSC1 (RC mode)	Vss	_	0.2 VDD/	/X/	$\searrow$					
D033		OSC1 (XT and LP modes) <sup>(1)</sup>	Vss	—	0.3 <	X						
D033A		OSC1 (HS mode) <sup>(1)</sup>	Vss	_	0.3 YED	$\langle \mathbf{v} \rangle$						
D034		I <sup>2</sup> C™ mode	Vss	_	0.3V00	Ň	Entire VDD Range					
	VIH	Input High Voltage			$\sim$							
		I/O port:		-40	$ \square \land$							
D040		with TTL buffer	2.0	$\gamma \neq /$	VDD	V	$4.5V \le VDD \le 5.5V$					
D040A			(0.25 VDD +	$\sim$	VDD	V	Otherwise					
			0.8)	$\sim$								
D041		with Schmitt Trigger buffer	0.8 VDR	$\searrow$	Vdd	V	Entire range					
D042		MCLR	0.8 Vpp	> –	Vdd	V						
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V	(Note 1)					
D043A		OSC1 (HS mode)	0.7 Vod	—	Vdd	V	(Note 1)					
D043B		OSC1 (RC mode)	0.9 VDD	—	Vdd	V						
D044		I <sup>2</sup> C mode	Q.7Vdd	_	Vdd	V	Entire VDD Range					
D070	IPUR	PORTB Weak Pull-up Current	50*	250	400*	μΑ	VDD = 5.0V, VPIN = VSS					
	lı∟	Input Leakage Current <sup>(2)</sup>	M									
D060		I/O port	—	± 0.1	± 1	μΑ	$VSS \leq VPIN \leq VDD$ ,					
							Pin at high-impedance					
D061		MCLR <sup>(3)</sup>	—	$\pm 0.1$	±5	μΑ	$VSS \leq VPIN \leq VDD$					
D063		OSC1	—	± 0.1	± 5	μA	VSS $\leq$ VPIN $\leq$ VDD, XT, HS and LP OSC configuration					
	Vol	Output Low Voltage				l						
D080		the point V	—	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)					
D083		OS62/CLKO (RC mode)	—	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind.)					
							IOL = 1.2 mA, VDD = 4.5V (Ext.)					
	VQH	Øutput High Voltage										
D09Ø	$ \setminus $	1/O port	Vdd - 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V (Ind.					
D092	$\langle \rangle$	OSC2/CLKO (RC mode)	Vdd - 0.7	—	—	V	ІОН = -1.3 mA, VDD = 4.5V (Ind.					
\`	K						ІОН = -1.0 mA, VDD = 4.5V (Ext.					

✓ These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

### 19.4 DC Characteristics: PIC16F91X-I (Industrial), PIC16F91X-E (Extended) (Continued)

			Standard Ope	rating (	Condition	s (unle	ess otherwise stated
DC CHA	ARACT	ERISTICS	Operating temp		e -40°C	≤ TA ≤	+85°C for industrial +125°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Capacitive Loading Specs on Output Pins					$\overline{\langle}$
D100	COS C2	OSC2 pin	_	_	15*	pF	IN XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins	—		50* /	PF	$\searrow$
		Data EEPROM Memory				$\swarrow$	
D120	ED	Byte Endurance	100K	1M	$(\mathcal{A})$	ÈAW	-40°C ≤ TA ≤ +85°C
D120A	ED	Byte Endurance	10K	100K		E/W	$+85^{\circ}C \le TA \le +125^{\circ}C$
D121	Vdrw	VDD for Read/Write	VMIN	$\overline{)}$	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time		<b>⁄</b> 5	6	ms	-
D123	Tretd	Characteristic Retention	40	$\mathbf{k}$	—	Year	Provided no other specifica- tions are violated
D124	Tref	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>		≥том	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$
		Program Flash Memory					
D130	Eр	Cell Endurance	→ 10K	100K	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$
D130A	ED	Cell Endurance	/> 1К	10K	—	E/W	+85°C ≤ TA ≤ +125°C
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D132	VPEW	VDD for Erase/White	4.5	—	5.5	V	
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms	
D134	Tretd	Characteristic Retention	40	-	—	Year	Provided no other specifica- tions are violated

These parameters are characterized but not tested.

† Data in 'Txp' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

#### 19.5 **Timing Parameter Symbology**

The timing parameter symbols have been created with

one of the following formats: 1. TppS2ppS 2. TppS т F Т Time Frequency Lowercase letters (pp) and their meanings: рр сс CCP1 OSC1 osc ck CLKO rd RD CS RD or WR CS rw di SDI sc SCK *ই*হ SDO do SS dt Data in t0 tq6ki I/O port <u></u>τιζκι io t1 ŴR MCLR mc жŗ Uppercase letters and their meanings: S F Fall Period Rise Н High R Invalid (High-impedance) Valid T V Low Ζ High-impedance I LOAD CONDITIONS **FIGURE 19-2:** Load Condition 1 Load Condition 2 Ved/2 RL CL CL Pin

Vss

for all pins

for OSC2 output


 $RL = 464\Omega$  $CL = 50 \, pF$ 

15 pF

Legend:

Vss

# 19.6 AC Characteristics: PIC16F91X (Industrial, Extended)



# TABLE 19-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
	Fosc	External CLKI Frequency <sup>(1)</sup>	DC	Ĥ'n	37	kHz	LP Oscillator mode
			DC	$\langle \swarrow / \rangle$	4	MHz	XT Oscillator mode
				$\langle - \rangle$	20	MHz	HS Oscillator mode
			DC~	$\rightarrow$	20	MHz	EC Oscillator mode
		Oscillator Frequency <sup>(1)</sup>	5		37	kHz	LP Oscillator mode
		_	$\left  \neq \right\rangle$	× 4	—	MHz	INTOSC mode
			DC	—	4	MHz	RC Oscillator mode
			<b>)</b> 0.1	—	4	MHz	XT Oscillator mode
			1	—	20	MHz	HS Oscillator mode
1	Tosc	External CLKI Re(iod	27		∞	μs	LP Oscillator mode
			50	—	$\infty$	ns	HS Oscillator mode
			50	—	$\infty$	ns	EC Oscillator mode
			250	—	$\infty$	ns	XT Oscillator mode
		Oscillator Reriod <sup>(1)</sup>	27		200	μs	LP Oscillator mode
			—	250	—	ns	INTOSC mode
	$\sim$	$\downarrow / / \rangle$	250	—	—	ns	RC Oscillator mode
		$\langle \rangle$	250	—	10,000	ns	XT Oscillator mode
	$\langle \rangle$		50	—	1,000	ns	HS Oscillator mode
2	Tex /	Instruction Cycle Time <sup>(1)</sup>	200	TCY	DC	ns	TCY = 4/FOSC
3	Tosl,	External CLKI (OSC1) High	2*	—	—	μs	LP oscillator, Tosc L/H duty cyc
	TosH	External CLKI Low	20*	—	—	ns	HS oscillator, Tosc L/H duty cyc
			100 *	—	—	ns	XT oscillator, Tosc L/H duty cyc
4	TosR,	External CLKI Rise	_	_	50*	ns	LP oscillator
	TosF	External CLKI Fall	—	—	25*	ns	XT oscillator
			—	—	15*	ns	HS oscillator

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

#### TABLE 19-2: PRECISION INTERNAL OSCILLATOR PARAMETERS

Standard Operating	-	ting Conditions (unlesserature $-40^{\circ}C \le TA \le +$		stated)				
Param No.	Sym	Characteristic	Freq. Tolerance	Min	Тур†	Max	Units	Conditions
F10	Fosc	Internal Calibrated	±1%		8.00	TBD	MHz	VDD and Temperature TBD
		INTOSC Frequency <sup>(1)</sup>	±2%	_	8.00	TBD	MHz	2.5V ≤ VDQ ≤ 5.5V
								0°¢ ≤ TA ≤ +85°C
			±5%	_	8.00	TBD	MHz,	$2.0V \leq VDB \leq 5.5V$
							$\langle$	<del>ر40°6 ≤ T</del> Ă ≤ +85°C (Ind.)
							$\land$	-40°℃ ≤ TA ≤ +125°C (Ext.)
F14	Tiosc	Oscillator Wake-up from	—	-	TBD	TBD	AS	$0 = 2.0V, -40^{\circ}C \text{ to } +85^{\circ}C$
	ST	Sleep Start-up Time*	—	—	TBD	ТВЮ	Jus/	DD = 3.0V, -40°C to +85°C
			—	—	TBD	TBD	HS	VDD = 5.0V, -40°C to +85°C
Logondi		To Bo Determined			•	77))	$\sim$	


**Legend:** TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VoD and Vss must be capacitively decoupled as close to the device as possible. 0.1 uF and 0.01 uF values in parallel are recommended.






# TABLE 19-3: CLKO AND I/O TIMING REQUIREMENTS

	<b>rd Operatin</b> ng Tempera	<b>g Conditions (unless otherwi</b> ture $-40^{\circ}C \le TA \le +125^{\circ}C$	ise stated)	$\langle \rangle$				
Param No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLOUT↓	$\searrow$	_	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1 <sup>↑</sup> to CLOUT <sup>↑</sup> ///		—	75	200	ns	(Note 1)
12*	TCKR	CLKO Rise Time	7	—	35	100	ns	(Note 1)
13*	ТскF			—	35	100	ns	(Note 1)
14*	TcĸL2ıoV	CLKO↓ to Port Qut Valid		—		0.5 Tcy + 20	ns	(Note 1)
15*	ТюV2скН	Port In Valid before CLKO		Tosc + 200 ns		—	ns	(Note 1)
16*	TckH2iol	Port In Hold after CLKO1		0		—	ns	(Note 1)
17*	TosH2IoV	OSC1 (Q1-cycle) to Port Out	Valid	—	50	150*	ns	
	<			—		300	ns	
18*	TosH216L	QSC11 (Q2 cycle) to Port	3.0-5.5V	100	_	—	ns	
	$\square$	Input Invalid (I/O in hold time)	2.0-5.5V	200	_	—	ns	
19*	TheV205H	Port Input Valid to OSC1↑ (I/O in setup time)		0	-	_	ns	
20*	TIOR	Port Output Rise Time	3.0-5.5V	—	10	40	ns	
$\setminus$	5		2.0-5.5V	—	_	145		
21*	TIOF	Port Output Fall Time	3.0-5.5V	—	10	40	ns	
			2.0-5.5V	—	—	145		
22*	TINP	INT Pin High or Low Time		25		—	ns	
23*	Trbp	PORTA change INT High or Lo	ow Time	Тсү	—	—	ns	

\* These parameters are characterized but not tested.


† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated.

**Note 1:** Measurements are taken in RC mode where CLKO output is 4 x Tosc.



#### **RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND FIGURE 19-5:**

#### BROWN-OUT RESET TIMING AND CHARACTERISTICS **FIGURE 19-6:**



# TABLE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS


Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2 11	— 18	 24	μs ms~	VDD = 5V, -40°C to +85° Extended temperature
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	10 10	17 17	25 30 <	ms ms	VDD = 5V, -40°C to +85° Extended temperature
32	Tost	Oscillation Start-up Timer Period	—	1024 Tosc		A	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28* TBD	64 TBD	732* ₹BD	ms ms	VDD = 5V, -40°C to +85° Extended Temperature
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	-		2.0	μs	
	Bvdd	Brown-out Reset Voltage	2.025	(/ -	2.175	V	
35	TBOR	Brown-out Reset Pulse Width _	100*	$\searrow$ –		μs	$VDD \le BVDD (D005)$

**Legend:** TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# FIGURE 19-7: TIMERO AND FIMER (EXTERNAL CLOCK TIMINGS




Param No.	Sym		Characteristic		Min	Тур†	Мах	Units	Conditions
40*	T⊤0H	T0CKI High P	ulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
41*	T⊤0L	T0CKI Low P	ulse Width	No Prescaler	0.5 TCY + 20	—		∕ns ∖	$\bigcirc$
				With Prescaler	10	_	- /	ns	
42*	Тт0Р	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	_		ns	▶ = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, No	o Prescaler	0.5 TCY + 20	—	$\langle \Diamond \rangle$	∕ns	
		Time	Synchronous,	3.0-5.5V	15	Á	$\overline{\mathbf{A}}$	ns	
			with Prescaler	2.0-5.5V	25 🦯	H	XY	ns	
			Asynchronous	3.0-5.5V	30	R	$\rangle$ –	ns	
				2.0-5.5V	50	$\rightarrow$	_	ns	
46*	T⊤1L	T1CKI Low	Synchronous, No	Prescaler	0.5 Tex + 20-	$\square$	_	ns	
		Time	Synchronous,	3.0-5.5V	15	—	—	ns	
			with Prescaler	2.0-5.5V	( ( 25)	—	_	ns	
			Asynchronous	3.0-5.5V	30	—	_	ns	
				2.0-5.5V	50	—		ns	
47*	TT1P	T1CKI Input Period	Synchronous	3.0-5.5V	Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8
			^	2.0-5.51	50 or <u>Tcy + 40</u> N	-	_	ns	
			Asynchronous	3.0-5.5V	60	—		ns	
				> 2.0-5.5∨	100	—	—	ns	
	F⊤1	Timer1 oscilla (oscillator ena	tor in <del>put</del> frequency bled by setting bit	range T1OSCEN)	DC	-	200*	kHz	
48	TCKEZTMR1		ternal clock edge		2 Tosc*	-	7 Tosc*		

#### TABLE 19-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

These parameters are characterized but not tested.

† Data in 'Typ' column's at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


# FIGURE 19-8: \USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



#### TABLE 19-6: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

•	g Temperat	ture -40°C ≤ TA ≤ +125°C					
Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
120	ТскН2ртV	SYNC XMIT (Master and Slave)	3.0-5.5V	_	80	ns	
		Clock high to data-out valid	2.0-5.5V	_	100 /	ns	<u> </u>
121	TCKRF	Clock out rise time and fall time	3.0-5.5V	_	45 🗸	nş	$\sim$
		(Master mode)	2.0-5.5V	_	50	ns	
122	Tdtrf	Data-out rise time and fall time	3.0-5.5V	_	<u>45</u>	ns	
			2.0-5.5V	<	50	ns	


## FIGURE 19-9: USART SYNCHRONOUS RECEIVE (MASTER/\$LAVE) TIMING



# TABLE 19-7: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)         Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No. Symbol Characteristic Min Max						Conditions		
125	TDTV2CKL	SYNC RCV (Master and Slave)						
		Data-hold before CK $\downarrow$ (DT hold time) 10 — ns						
126		Data-hold after CK $\downarrow$ (DT hold time)	15	_	ns			

## FIGURE 19-10; CAPTURE/COMPARE/PWM TIMINGS



IADLL	13-0.								^
Param.	Sym	Characteristic			Min	Typ†	Мах	Units	Conditions
No.									
50*	TccL	CCP1	No Prescaler		0.5TCY + 5	—		ns	
		input low time	With Prescaler	3.0-5.5V	10	—	—	ns	(())
				2.0-5.5V	20	—		ns	
51*	TCCH	CCP1	No Prescaler		0.5Tcy + 5	—		/p/s	
		input high time	With Prescaler	3.0-5.5V	10	—	$\sim$	$\wedge$ ns	$\sim$
				2.0-5.5V	20	—	X	ns	>
52*	TccP	CCP1 input peri	od		<u>3Tcy + 40</u>	—	$\langle H \rangle$		N = prescale
					N		$\langle \rangle$	ĺ	value (1,4 or 16)
53*	TccR	CCP1 output fal	l time	3.0-5.5V	—	10	25	ns	
				2.0-5.5V		25	50	ns	
54*	TccF	CCP1 output fal	l time	3.0-5.5V	$\overline{7}$	10>	25	ns	
L				2.0-5.5V		25	45	ns	
×	These	e parameters are	characterized but	not tested.	$\sim$				

#### CAPTURE/COMPARE/PWM REQUIREMENTS **TABLE 19-8:**

These parameters are characterized but not tested.

t Data in "Typ" column is at 5.0V, 25°C unless otherwise stated, Parameters are for design guidance only and are not tested.

# TABLE 19-9: COMPARATOR SPECIFICATIONS

Comparate	or Specifications	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Sym	Characteristics	Min	∕тур	Max	Units	Comments		
Vos	Input Offset Voltage	$2 - \frac{1}{2}$	±5.0	±10	mV			
Vсм	Input Common Mode Voltage	$\sqrt{2}$	_	Vdd – 1.5	V			
CMRR	Common Mode Rejection Ratio	+55*	_	—	db			
Trt	Response Time <sup>(1)</sup>	—	150	400*	ns			
TMC2COV	Comparator Mode Change to Output Valid	—	—	10*	μs			

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VQD ₹.5₹V.

# TABLE 19-10: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Voltage R	Reference Specifications		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Sym.	Characteristics	Min	Тур	Max	Units	Comments				
$\rightarrow$	Resolution		Vdd/24* Vdd/32		LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)				
	Absolute Accuracy	_	_	±1/4* ±1/2*	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)				
	Unit Resistor Value (R)	—	2K*	_	Ω					
	Settling Time <sup>(1)</sup>	—	—	10*	μs					

These parameters are characterized but not tested.


**Note 1:** Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

DC CHARACTERISTICS			Standard Operating	Temperatu	re -40°C ≤	( <b>unless o</b> TA ≤ +129 nge 2.0V-			
Sym.		Characteristic	Min	Тур†	Max	Units	Conditions		
Vplvd	PLVD	LVDL<2:0> = 000	TBD	1.9	TBD	V			
	Voltage	TBD	TBD	2.0	TBD	V	$\langle \langle \rangle$		
		TBD	TBD	2.1	TBD	V_	$\left\langle \right\rangle$		
		TBD	TBD	2.2	TBD	$\gamma N$	$\sim$		
		TBD	TBD	2.3	TBD 〈	$\sqrt{y}$			
		TBD	TBD	4.0	TBD	7 WS,			
		TBD	TBD	4.2	TBD	$\searrow$			
		TBD	TBD	4.5	< (BD	→ v			

#### TABLE 19-11: PIC16F91X PLVD CHARACTERISTICS:


**Legend:** TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




#### FIGURE 19-11: SPI<sup>TM</sup> MASTER MODE TIMING (CKE = 0, SMP = 0)





# PIC16F91X









FIGURE 19-13: SPI<sup>™</sup> SLAVE MODE TIMING (CKE = 0)

#### TABLE 19-12: SPI™ MODE REQUIREMENTS

							1	$\frown$
Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS}$ ↓ to SCK↓ or SCK↑ input	Тсү		_	ns	)	
71*	TscH	SCK input high time (Slave mode	e)	TCY + 20	—		ns	
72*	TscL	SCK input low time (Slave mode	)	TCY + 20	_	$\langle \not\prec$	ns	×
73*	TDIV2SCH, TDIV2SCL	Setup time of SDI data input to S	SCK edge	100	$ \langle r \rangle $		ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SO	100	$\sum_{i=1}^{n}$	$\int$	ns		
75*	TDOR	SDO data output rise time	3.0-5.5V	$-\langle \rangle$	$\langle \eta \rangle$	25	ns	
			2.0-5.5V		25	50	ns	
76*	TDOF	SDO data output fall time		$\langle \varphi \rangle$	7 10	25	ns	
77*	TssH2doZ	SS <sup>↑</sup> to SDO output high-impeda	nce	10	_	50	ns	
78*	TscR	SCK output rise time	3.0-5.5√	))-	10	25	ns	
		(Master mode)	2.0-5.5		25	50	ns	
79*	TscF	SCK output fall time (Master mod	de) <	_	10	25	ns	
80*	TscH2doV,	SDO data output valid after	3.0-5.5V	—	_	50	ns	
	TscL2doV	SCK edge	2.0-5,5V			145	ns	
81*	TDOV2SCH, TDOV2SCL	SDO data output setup to SCK e	Тсу		—	ns		
82*	TssL2doV	SDO data output valid after SS↓	edge	—	—	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40		—	ns	

 \* These parameters are characterized but not tested.
 † Data in "Typ" column is at 5.07, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

#### **FIGURE 19-15:** {<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS TIMING



Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions
90*	TSU:STA	Start condition	100 kHz mode	4700	_		ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	—		Start condition
91*	THD:STA	Start condition	100 kHz mode	4000	_	—	ns	After this period, the first
		Hold time	400 kHz mode	600	_	—		clock pulse is generated
92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	—	ns	$\sim$
		Setup time	400 kHz mode	600	_	_		
93	THD:STO	Stop condition	100 kHz mode	4000	_	—	nş	
		Hold time	400 kHz mode	600	_	-/	$\mathbb{N}$	$\mathbb{N}^{\vee}$

# TABLE 19-13: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS

\* These parameters are characterized but not tested.






TABLE 19-14:	I <sup>2</sup> C <sup>™</sup> BUS DATA REQUIREMENTS
--------------	---

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100*	Тнідн	Clock high time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy			
101*	TLOW	Clock low time	100 kHz mode	4.7		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	$ \langle \rangle$	WS.	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy		$\geq$	
102*	TR	SDA and SCL rise	100 kHz mode	- /	1000	ns	
		time	400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF
103*	TF	SDA and SCL fall	100 kHz mode	$\left( \begin{array}{c} \left( \begin{array}{c} \left( \begin{array}{c} \left( \begin{array}{c} \right) \right) \end{array}\right) \end{array}\right)$	) 300	ns	
		time	400 kHz mode	20 + 0.1GB	300	ns	CB is specified to be from 10-400 pF
90*	TSU:STA	Start condition	100 kHz mode	4.7	_	μs	Only relevant for
		setup time	400 kHz mode	0.6	_	μs	Repeated Start condition
91*	THD:STA	Start condition hold	100 kHz mode	4.0		μs	After this period the first
		time	400 kHz mode	0.6	_	μs	clock pulse is generated
106*	THD:DAT	Data input hold time		0	_	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	(Note 2)
		time	400 kHz mode	100	—	ns	
92*	Tsu:sto	Stop condition	100 kHz mode	4.7	—	μs	
		setup time	400 kHz mode	0.6	—	μs	
109*	ТАА	Output valid from	100 kHz mode	—	3500	ns	(Note 1)
		clock ~~~	400 kHz mode	—	—	ns	
110*	TBUE	Bus free time	100 kHz mode	4.7		μs	Time the bus must be free
/			400 kHz mode	1.3	_	μs	before a new transmissior can start
<	(CB ))	Bus capacitive loadir	ng	—	400	pF	

These parameters are characterized but not tested.

As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2. A Fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.


Note

#### TABLE 19-15: PIC16F91X A/D CONVERTER CHARACTERISTICS:

		ting Conditions (unless other rature $-40^{\circ}C \le TA \le +125^{\circ}C$	erwise state	ed)			
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution	_	—	10 bits	bit	
A02	EABS	Total Absolute Error* <sup>(1)</sup>		_	±1	LSb	VREF = 5.0V
A03	EIL	Integral Error		_	±1	LSb	VREF = 5.0V
A04	Edl	Differential Error	_	—	±1	LSb	Normissing codes to 10 bits VREF = 5.0V
A05	Efs	Full-scale Range	2.2*	—	5.5*	XXV	$\sum \sum$
A06	EOFF	Offset Error	_	—	±1 <	150	VREF = 5.0V
A07	Egn	Gain Error	_	—	<b>#1</b>	LSD	VREF = 5.0V
A10	—	Monotonicity	_	assured <sup>(2)</sup>		$\rightarrow$	$VSS \leq VAIN \leq VREF+$
A20	Vref	Reference Voltage (VREF+ - VREF-)	2.0	- ((	VOD + 0.3	V	
A21	Vref+	Reference Voltage High	AVDD – 2.5V	$\langle \rangle$	AVDD + 0.3V	V	
A22	Vref-	Reference Voltage Low	AVss –		VREF+ – 2.0V	V	
A25	Vain	Analog Input Voltage	Vss 🔪	$\sim$	Vref	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	$\sim$	$\rightarrow$ –	10	kΩ	
A50	IREF	VREF Input Current (3)		—	±5 ±150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

\* These parameters are characterized but not tested.

- + Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Total Absolute Error includes integral, differential, offset and gain errors.
  - 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
  - 3: VREF+ current is from RA3/AN3/C1+/VREF+/SEG15 pin or AVDD, whichever is selected as the VREF+ source. VREF- current is from RA2/AN2/C2+/VREF-/COM2 pin or AVss, whichever is selected as the VREF- source.



#### PIC16F91X A/D CONVERSION TIMING (NORMAL MODE) **FIGURE 19-17:**

# TABLE 19-16: PIC16F91X A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic	Min	∕ Typ†	Max	Units	Conditions
130	Tad	A/D Clock Period <sup>(2)</sup> (	1.6	_	_	μs	Tosc-based, VREF≥3.0V
		$\land$	3.0*	_	—	μs	Tosc-based, VREF full range
130	Tad	A/D Internal RG	3.0*	6.0	9.0*	μs	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V
		$\sim$	2.0*	4.0	6.0*	μs	At VDD = 5.0V
131	TCNV <	Conversion Time (not including Acquisition Time) <sup>(1)</sup>		11		TAD	Set GO/DONE bit to new data in A/D Result register
132	TACO	Acquisition Time		11.5	_	μs	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2	—	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRESH and ADRESL registers may be read on the following TCY cycle.

2: See Table 12-1 for minimum conditions.

\*

# 20.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs are not available at this time.

NOTES:


# 21.0 PACKAGING INFORMATION

# 21.1 Package Marking Information

28-Lead SPDIP



#### 40-Lead PDIP



#### 28-Lead QFN



Example

Example

Example

PIC16F913-I/SP 0410017

PIC16F914-I/SP

Ф 0410017 Міспоснір



Legend	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code		
Note:	: In the event the full Microchip part number cannot be marked on one line be carried over to the next line thus limiting the number of available char for customer specific information.			

\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2004 Microchip Technology Inc.

# Package Marking Information (Continued)

44-Lead QFN




28-Lead SOIC



#### 28-Lead SSOP



#### 44-Lead TQFP



Example



#### Example



#### Example




#### Example



#### 21.2 **Package Details**

The following sections give the technical details of the packages.

### 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil Body (PDIP)



	Units		INCHES*		N	IILLIMETERS	
Dimen	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing	§ eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter § Significant Characteristic

Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095 Drawing No. C04-070

### 40-Lead Plastic Dual In-line (P) – 600 mil Body (PDIP)




	Units		INCHES*		Ν	IILLIMETERS	3
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-011 Drawing No. C04-016

# 28-Lead Plastic Quad Flat No Lead Package (ML) 6x6 mm Body (QFN) – With 0.55 mm Contact Length (Saw Singulated)



	Units	INCHES				MILLIMETERS*	
Dimension Limi	ts	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	е		.026 BSC			0.65 BSC	
Overall Height	A	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0.00	0.02	0.05
Contact Thickness	A3		.008 REF		0.20 REF		
Overall Width	E	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Width	E2	.140	.146	.152	3.55	3.70	3.85
Overall Length	D	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Length	D2	.140	.146	.152	3.55	3.70	3.85
Contact Width	b	.009	.011	.013	0.23	0.28	0.33
Contact Length	L	.020	.024	.028	0.50	0.60	0.70


\*Controlling Parameter Notes:

JEDEC equivalent: MO-220

Drawing No. C04-105

Revised 05-24-04

# 28-Lead Plastic Quad Flat No Lead Package (ML) 6x6x0.9 mm Body (QFN-S) – With 0.40 mm Contact Length (Saw Singulated)




	Units		INCHES		М	ILLIMETERS*	
Dimension Limi	ts	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	е		.026 BSC			0.65 BSC	
Overall Height	A	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0.00	0.02	0.05
Overall Width	E	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Width	E2	.169	.175	.177	4.30	4.45	4.50
Overall Length	D	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Length	D2	.169	.175	.177	4.30	4.45	4.50
Lead Width	b	.013	.015	.017	0.33	0.38	0.43
Lead Length	L	.012	.016	.020	0.30	0.40	0.50

\*Controlling Parameter Notes: JEDEC equivalent: MO-220 Drawing No. C04-124

Revised 05/24/04

### 44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)




	Units		INCHES			MILLIMETERS*	
Dimension Limi	ts	MIN	NOM	MAX	MIN	NOM	MAX
Number of Contacts	n		44			44	
Pitch	р		.026 BSC	1		0.65 BSC	I
Overall Height	А	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0	0.02	0.05
Base Thickness	(A3)		.010 REF	2		0.25 REF	2
Overall Width	E	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Width	E2	.246	.268	.274	6.25	6.80	6.95
Overall Length	D	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Length	D2	.246	.268	.274	6.25	6.80	6.95
Contact Width	В	.008	.013	.013	0.20	0.33	0.35
Contact Length	L	.014	.016	.019	0.35	0.40	0.48

\*Controlling Parameter

Notes:

- 1. BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - See ASME Y14.5M
- 2. REF: Reference Dimension, usually without tolerance, for information purposes only. See ASME Y14.5M
- 3. Contact profiles may vary.

JEDEC equivalent: M0-220 Drawing No. C04-103 28-Lead Plastic Small Outline (SO) - Wide, 300 mil Body (SOIC)



	Units	its INCHES			N	IILLIMETERS	
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	А	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	¢	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013 Drawing No. C04-052

### 28-Lead Plastic Shrink Small Outline (SS) – 209 mil Body, 5.30 mm (SSOP)




	Units		INCHES		М	ILLIMETERS*	
Dimension Lin	nits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.026			0.65	
Overall Height	A	-	-	.079	-	-	2.0
Molded Package Thickness	A2	.065	.069	.073	1.65	1.75	1.85
Standoff	A1	.002	-	-	0.05	-	-
Overall Width	E	.295	.307	.323	7.49	7.80	8.20
Molded Package Width	E1	.009	.209	.220	5.00	5.30	5.60
Overall Length	D	.390	.402	.413	9.90	10.20	10.50
Foot Length	L	.022	.030	.037	0.55	0.75	0.95
Lead Thickness	с	.004	-	.010	0.09	-	0.25
Foot Angle	f	0°	4°	8°	0°	4°	8°
Lead Width	В	.009	-	.015	0.22	-	0.38

\*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150 Drawing No. C04-073 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	Units INCHES		MILLIMETERS*		*	
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44		•	44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076

#### APPENDIX A: DATA SHEET REVISION HISTORY

#### **Revision A**

This is a new data sheet.

#### **Revision B**

Updated Peripheral Features.

Page 2, Table: Corrected I/O numbers.

Figure 8-3: Revised Comparator I/O operating modes. Register 9-1, Table: Corrected max. number of pixels.

#### APPENDIX B: MIGRATING FROM OTHER PICmicro® DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC16F91X family of devices.

#### B.1 PIC16F676 to PIC16F91X

#### TABLE B-1: FEATURE COMPARISON

Feature	PIC16F676	PIC16F91X
Max Operating Speed	20 MHz	20 MHz
Max Program Memory (Words)	1K	8K
Max SRAM (Bytes)	64	352
A/D Resolution	10-bit	10-bit
Data EEPROM (bytes)	128	256
Timers (8/16-bit)	1/1	2/1
Oscillator Modes	8	8
Brown-out Reset	Y	Y
Internal Pull-ups	RB0/1/2/4/5	RB<7:0>
Interrupt-on-change	RB0/1/2/3 /4/5	RB<7:4>
Comparator	1	2
USART	N	Y
Extended WDT	N	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	4 MHz	32 kHz - 8 MHz
Clock Switching	Ν	Y

© 2004 Microchip Technology Inc.

#### APPENDIX C: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table C-1.

TABLE C-1:	CONVERSION CONSIDERATIONS
------------	---------------------------

Characteristic	PIC16F91X	PIC16F87X	PIC16F87XA
Pins	28/40	28/40	28/40
Timers	3	3	3
Interrupts	11 or 12	13 or 14	14 or 15
Communication	USART, SSP (SPI™, I <sup>2</sup> C™ Slave)	PSP, USART, SSP (SPI, I <sup>2</sup> C Master/Slave)	PSP, USART, SSP (SPI, I <sup>2</sup> C Master/Slave)
Frequency	20 MHz	20 MHz	20 MHz
Voltage	2.0V-5.5V	2.2V-5.5V	2.0V-5.5V
A/D	10-bit, 7 conversion clock selects	10-bit, 4 conversion clock selects	10-bit, 7 conversion clock selects
CCP	2	2	2
Comparator	2	_	2
Comparator Voltage Reference	Yes	_	Yes
Program Memory	4K, 8K EPROM	4K, 8K Flash (Erase/Write on single-word)	4K, 8K Flash (Erase/Write on four-word blocks)
RAM	256, 352 bytes	192, 368 bytes	192, 368 bytes
EEPROM Data	256 bytes	128, 256 bytes	128, 256 bytes
Code Protection	On/Off	Segmented, starting at end of program memory	On/Off
Program Memory Write Protection	_	On/Off	Segmented, starting at beginning of program memory
LCD Module	16, 24 segment drivers, 4 commons	—	_
Other	In-Circuit Debugger, Low-Voltage Programming	In-Circuit Debugger, Low-Voltage Programming	In-Circuit Debugger, Low-Voltage Programming

### INDEX

Α
A/D
Acquisition Requirements149
Analog Port Pins144
Associated Registers151
Block Diagram143
Calculating Acquisition Time149
Channel Selection144
Configuration and Operation144
Configuring148
Configuring Interrupt148
Conversion (TAD) Cycles145
Conversion Clock144
Effects of Reset151
Internal Sampling Switch (Rss) Impedance
Operation During Sleep150
Output Format145
Reference Voltage (VREF)144
Source Impedance149
Specifications246
Starting a Conversion145
TAD vs. Operating Frequencies144
Absolute Maximum Ratings 221
AC Characteristics
Industrial and Extended231
Load Conditions 230
ACK pulse 169
ADCON0 Register146
ADCON1 Register147
Addressable Universal Synchronous Asynchronous Receiver
Transmitter. See USART
Analog Input Connections
Analog-to-Digital Converter Module. See A/D
ANSEL Register 146
Assembler
MPASM Assembler215
Asynchronous Reception
Associated Registers 135, 137
Asynchronous Transmission
Associated Registers 133

## В

Baud Rate Generator	
Associated Registers 129	9
BF bit	С
Block Diagrams	
A/D 143	3
Analog Input Model94, 150	C
Capture Mode 179	Э
Comparator 196	6
Comparator 296	
Comparator Modes95	5
Comparator Voltage Reference (CVREF)	8
Compare Mode 180	
Fail-Safe Clock Monitor (FSCM) 47	1
In-Circuit Serial Programming Connections	3
Interrupt Logic	
LCD Clock Generation 108	8
LCD Driver Module 102	2
LCD Resistor Ladder Connection 106	6
MCLR Circuit	8
On-Chip Reset Circuit 187	7
PIC16F913/916	8
PIC16F914/917	Э

PWM Mode
RA0 Pin 45
RA1 Pin 46
RA2 Pin
RA3 Pin
RA4 Pin
RA5 Pin
RA6 Pin51
RA7 Pin
RB Pins
RB4 Pin58
RB5 Pin
RB6 Pin 60
RB7 Pin61
RC0 Pin 64
RC1 Pin 65
RC2 Pin 65
RC3 Pin 66
RC4 Pin 67
RC5 Pin 68
RC6 Pin 69
RC7 Pin 70
RD Pins75
RD0 Pin74
RD1 Pin74
RD2 Pin
RE Pins78
Resonator Operation
SSP (I <sup>2</sup> C Mode)169
SSP (SPI Mode) 162
System Clock 31
Timer1 85
Timer2
TMR0/WDT Prescaler 81
USART Receive 135, 136
USART Transmit 132
Watchdog Timer (WDT) 199
BRGH bit
Brown-out Reset (BOR)
Associated Registers
Calibration
Specifications
Timing and Characteristics 234

## С

Software Interrupt Mode180	0
Special Event Trigger180	
Interaction of Two CCP Modules (table) 17	7
PWM Mode180	0
Block Diagram18	
Duty Cycle18	1
Example Frequencies/Resolutions (table) 182	
PWM Period18	1
Special Event Trigger and A/D Conversions	0
CCP. See Capture/Compare/PWM	
CCP1CON Register	
CCPR1H Register	
CCPR1L Register	
CCPxM0 bit	
CCPxM1 bit	
CCPxM2 bit	
CCPxM3 bit	
CCPxX bit	
CCPxY bit	
CKE bit	
CKP bit	
CMCON0 Register	
CMCON1 Register	1
Code Examples A/D Conversion	0
Assigning Prescaler to Timer0	
Assigning Prescaler to WDT83 Call of a Subroutine in Page 1 from Page 0	
Indirect Addressing	
5	
Initializing PORTA	
Initializing PORTB	
Initializing PORTO	
Initializing PORTE7	7
Initializing PORTE7 Loading the SSPBUF (SSPSR) Register16	7 3
Initializing PORTE7 Loading the SSPBUF (SSPSR) Register	7 3 8
Initializing PORTE	7 3 8 3
Initializing PORTE	7 3 8 3
Initializing PORTE	7 3 8 3 3
Initializing PORTE	7 3 8 3 3 3
Initializing PORTE	7 3 8 3 3 3 0 9
Initializing PORTE	7 3 8 3 3 0 9 9
Initializing PORTE	7 3 8 3 3 0 9 9 8
Initializing PORTE	7 3 8 3 3 0 9 9 8 8
Initializing PORTE	
Initializing PORTE	
Initializing PORTE       7         Loading the SSPBUF (SSPSR) Register       16         Saving Status and W Registers in RAM       198         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       93         Associated Registers       100         Effects of a Reset       93         Response Time       94         Accuracy/Error       94         Configuring       94         Specifications       234	73833 09988888
Initializing PORTE	
Initializing PORTE       7         Loading the SSPBUF (SSPSR) Register       16         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       93         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         Associated Registers       100	
Initializing PORTE       7         Loading the SSPBUF (SSPSR) Register       163         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       93         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       86, 91	73833 09988888 075
Initializing PORTE       7         Loading the SSPBUF (SSPSR) Register       16         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       93         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       86, 97         Configurations       94	73833 0998888 0759
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       165         Saving Status and W Registers in RAM       194         Code Protection       205         Comparator Module       93         Comparator Voltage Reference (CVREF)       94         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       86, 97         Configurations       94         Effects of a Reset       94         Interrupts       94         Operation       94	
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       165         Saving Status and W Registers in RAM       199         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       93         Associated Registers       100         Effects of a Reset       99         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       86, 97         Configurations       94         Effects of a Reset       94         Interrupts       94	
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       165         Saving Status and W Registers in RAM       194         Code Protection       205         Comparator Module       93         Comparator Voltage Reference (CVREF)       94         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       96         Configurations       94         Effects of a Reset       94         Interrupts       94         Operation       94         Outputs <t< td=""><td></td></t<>	
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       165         Saving Status and W Registers in RAM       194         Code Protection       205         Comparator Module       93         Comparator Voltage Reference (CVREF)       94         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       86, 97         Configurations       94         Effects of a Reset       94         Interrupts       94         Operation	73833 09988888 075974979
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       163         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       99         Response Time       94         Configuring       94         Specifications       234         Comparators       104         Associated Registers       104         Configuring       94         Specifications       234         Configurators       94         Associated Registers       104         C2OUT as T1 Gate       86         Configurations       94         Effects of a Reset       94         Interrupts       94         Operation During Sleep       94         Operation During Sleep       94         Outputs       94         Specifications       234	73833 09988888 0759749798
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       163         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       94         Response Time       94         Configuring       94         Specifications       234         Comparators       4         Associated Registers       100         C2OUT as T1 Gate       94         Specifications       94         Configurations       94         Specifications       94         Configurations       94         Specifications       94         Configurations       94         Configurations       94         Operation       94         Opera	
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       163         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       99         Response Time       94         Configuring       94         Specifications       234         Comparators       104         Associated Registers       104         Citize (CVREF)       94         Accuracy/Error       94         Specifications       234         Comparators       104         C2OUT as T1 Gate       86         Configurations       94         Effects of a Reset       94         Interrupts       97         Operation During Sleep       94         Operation During Sleep       94         Outputs       97         Response Time       94         Specifications       234         Configurations       94         Operation During Sleep       94         Operation Duri	73833 09988888 075974979876
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       163         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       95         Operation       94         Effects of a Reset       95         Onfigurations       94         Effects of a Reset       95         Operation       94         Deperation       94         Operation During Sleep       95         Outputs       95         Response Time       95         Specifications       234         Synchronizing C2OUT w/ Timer1       95         Operation Bits       184	73833       0998888       0759749798766
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       163         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       94         Response Time       94         Configuring       94         Specifications       234         Comparators       104         Associated Registers       106         C2OUT as T1 Gate       94         Specifications       94         Effects of a Reset       94         Doperation       94         Configurations       94         Specifications       94         Configurations       94         Doperation       94         Operation       94         Operation       94         Operation       94         Operation During Sleep       94         Outputs       94         Specifications       234         Synchronizing C2OUT w/ Timer1       95         Operation Bits       18	73833 09988888 075974979876600
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       163         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       95         Operation       94         Effects of a Reset       95         Onfigurations       94         Effects of a Reset       95         Operation       94         Deperation       94         Operation During Sleep       95         Outputs       95         Response Time       95         Specifications       234         Synchronizing C2OUT w/ Timer1       95         Operation Bits       184	73833 09988888 075974979876600
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       165         Saving Status and W Registers in RAM       198         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       96         Configurations       94         Effects of a Reset       94         Operation       94         Configurations       94         Effects of a Reset       94         Operation       94         Operation       94         Operation During Sleep       94         Outputs       97         Response Time       94         Operation Bits       184         Configuration Bits       184         Conversion Considerations       260         CPU	73833 09988888 075974979876600
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       163         Saving Status and W Registers in RAM       194         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       96         Configurations       94         Effects of a Reset       94         Interrupts       97         Operation During Sleep       94         Outputs       97         Response Time       94         Specifications       234         Synchronizing C2OUT w/ Timer1       97         CONFIG Register       184         Conversion Considerations       264         CPU Features       184         D       1	73833 09988888 075974979876605
Initializing PORTE       77         Loading the SSPBUF (SSPSR) Register       165         Saving Status and W Registers in RAM       198         Code Protection       203         Comparator Module       93         Comparator Voltage Reference (CVREF)       Associated Registers         Associated Registers       100         Effects of a Reset       94         Response Time       94         Comparator Voltage Reference (CVREF)       94         Accuracy/Error       94         Configuring       94         Specifications       234         Comparators       100         C2OUT as T1 Gate       96         Configurations       94         Effects of a Reset       94         Operation       94         Configurations       94         Effects of a Reset       94         Operation       94         Operation       94         Operation During Sleep       94         Outputs       97         Response Time       94         Operation Bits       184         Configuration Bits       184         Conversion Considerations       260         CPU	73833 09988888 075974979876605 0

Associated Registers 158
Reading 156
Writing 156
Data Memory 14
Data/Address bit (D/A)
DC Characteristics
Extended and Industrial
Industrial and Extended 223
Demonstration Boards
PICDEM 1
PICDEM 17
PICDEM 18R 219
PICDEM 2 Plus
PICDEM 3
PICDEM 4
PICDEM LIN
PICDEM USB 219
PICDEM.net Internet/Ethernet
Development Support
Device Overview7
F

#### E

EEADRH Registers	153, 154
EEADRL Registers	
EECON1 Register	
EECON2 Register	
EEDATH Register	
EEDATL Register	
Electrical Specifications	
Enhanced Capture/Compare/PWM (ECCP)	
Enhanced PWM Mode	
TMR2 to PR2 Match	
Errata	5
Evaluation and Programming Tools	

#### F

Fail-Safe Clock Monitor	41
Fail-Safe Condition Clearing	42
Reset and Wake-up from Sleep	42
Firmware Instructions	205
Flash Program Memory	153
Fuses. See Configuration Bits	

#### ~

G	
General Purpose Register File	14
I	
I/O Ports	43
I <sup>2</sup> C Mode	
Addressing	170
Associated Registers	176
Master Mode	175
Mode Selection	169
Multi-Master Mode	175
Operation	169
Reception	
Slave Mode	
SCL and SDA pins	169
Transmission	173
ID Locations	203
In-Circuit Debugger	204
In-Circuit Serial Programming (ICSP)	
Indirect Addressing, INDF and FSR Registers	
Instruction Format	
Instruction Set	205
ADDLW	208

# PIC16F91X

ADDWF
ANDLW
ANDWF
BCF208
BSF
BTFSC
BTFSS
CALL
CLRF
CLRW
CLRWDT
COMF
DECF
DECFSZ
INCF
INCF
IORLW
IORWF
MOVF
MOVI
MOVWF
NOP
RETFIE
RETLW
RETURN
RLF
RRF
SLEEP
SUBLW
SUBWF
SWAPF
XORLW
XORWF
Summary Table207
INTCON Register
Inter-Integrated Circuit (I <sup>2</sup> C). See I <sup>2</sup> C Mode
Internal Oscillator Block
INTOSC
Specifications232
Internal Sampling Switch (Rss) Impedance
Interrupt Sources
USART Receive/Transmit Complete 127
Interrupts195
A/D 148
Associated Registers 197
Comparators97
Context Saving198
Interrupt-on-change
PORTB Interrupt-on-Change
RB0/INT/SEG0
TMR0
TMR1
TMR2 to PR2 Match
TMR2 to PR2 Match (PWM)
INTOSC Specifications
IOCB Register

### L

LCD	
Associated Registers	. 124
Bias Types	. 106
Clock Source Selection	. 106
Configuring the Module	. 124
Frame Frequency	. 107
Interrupts	. 121

LCDCON Register 1	01
LCDDATA Register 1	01
LCDPS Register 1	01
LCDSE Register 1	
Multiplex Types1	
Operation During Sleep 1	22
Pixel Control 1	07
Prescaler1	06
Segment Enables 1	07
Waveform Generation1	10
LCDCON Register 1	01
LCDDATA Register 1	
LCDPS Register 1	01
LP Bits 1	06
LCDSE Register 1	01
Liquid Crystal Display (LCD) Driver 1	01
Load Conditions	230

### Μ

MCLR
Internal 188
Memory Organization 13
Data14
Program13
Migrating from other PICmicro Devices
MPLAB ASM30 Assembler, Linker, Librarian 216
MPLAB ICD 2 In-Circuit Debugger 217
MPLAB ICE 2000 High-Performance Universal
In-Circuit Emulator 217
MPLAB ICE 4000 High-Performance Universal
In-Circuit Emulator 217
MPLAB Integrated Development Environment Software 215
MPLAB PM3 Device Programmer 217
MPLINK Object Linker/MPLIB Object Librarian 216

### 0

OPCODE Field Descriptions	205
OPTION_REG Register	
OSCCON Register	
Oscillator	
Associated Registers	42
Oscillator Configurations	31
Oscillator Delay Examples	34
Special Cases	33
Oscillator Specifications	231
Oscillator Start-up Timer (OST)	
Specifications	235
Oscillator Switching	
Fail-Safe Clock Monitor	41
Two-Speed Clock Start-up	40
OSCTUNE Register	38

#### Ρ

P (Stop) bit	160
Packaging	249
Marking	249, 250
PDIP Details	251
SOIC Details	256
TSSOP Details	256
Paging, Program Memory	29
PCL and PCLATH	29
Computed GOTO	29
Stack	29
PCON Register	190
PICkit 1 Flash Starter Kit	
PICSTART Plus Development Programmer	218

# PIC16F91X

	24 25
PIČ16F913/916, 28-p PIC16F914/917, 40-p	in3 in2
•	in4
PORTA	
Associated Registers	52
	Diagrams45
RA5	
	51
	233
PORTB	
Additional Pin Functio	ns53
Weak Pull-up	53
5	62
	Diagrams56
RB5	
	60
	61
3	
PORTE Register	54
	71
	Diagrams64
RC1	64
RC2	
	/SEG9 Pin128
RC7	
	/SEG8 Pin 128
0	63
PORTD	
Associated Registers	
Pin Descriptions and	Diagrams73

RD5	73
RD6	73
RD7	73
Registers	72
PORTD Register	72
PORTE	
Associated Registers	79
Pin Descriptions and Diagrams	78
RE0	
RE1	78
RE2	78
RE3	78
Registers	77
PORTE Register	
Power-Down Mode (Sleep)	
Power-on Reset	
Power-up Timer (PWRT)	188
Specifications	
Precision Internal Oscillator Parameters	232
Prescaler	
Shared WDT/Timer0	83
Switching Prescaler Assignment	
PRO MATE II Universal Device Programmer	217
Product Identification System	271
Program Memory	13
Map and Stack (PIC16F913/914)	13
Map and Stack (PIC16F916/917)	13
Paging	29
Programmable Low-Voltage Detect (PLVD) Module	125
Programming, Device Instructions	205
Pulse Width Modulation.SeeCapture/Compare/PWM,	PWM
Mode.	

#### R

R/W bit	160
RCSTA Register	100
ADDEN Bit	128
CREN Bit	-
FERR Bit	-
OERR Bit	
RX9 Bit	-
RX9D Bit	
SPEN Bit	-
SREN Bit	-
Read-Modify-Write Operations	
Receive Overflow Indicator bit (SSPOV)	161
Registers	
ADCON0 (A/D Control 0)	146
ADCON1 (A/D Control 1)	
ANSEL (Analog Select)	146
CCP1CON (CCP Control 2)	
CCP2CON (CCP Control 1)	
CMCON0 (Comparator Control 0)	
CMCON1 (Comparator Control 1)	
CONFIG (Configuration Word)	186
EEADRH (EEPROM Address)	
EEADRL (EEPROM Address)	154
EECON1 (EEPROM Control 1)	155
EEDATH (EEPROM Data)	154
EEDATL (EEPROM Data)	154
INTCON (Interrupt Control)	. 23
IOCB (PORTB Interrupt-on-change)	. 54
LCDCON (LCD Control)	
LCDDATAx (LCD Datax)	105
LCDPS (LCD Prescaler Select)	104
LCDSEn (LCD Segment)	105

# PIC16F91X

LVDCON (Low-Voltage Detect Control)	125
OPTION_REG	
OSCCON (Oscillator Control)	
OSCTUNE PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Register 1)	
PIR2 (Peripheral Interrupt Register 1)	
PORTA	
PORTB	
PORTC	•••••
PORTD	
PORTE	
RCSTA (Receive Status and Control)	
Reset Values	
Reset Values (Special Registers)	
Special Function Register Map	
PIC16F913/916	15
PIC16F914/917	
Special Register Summary	
Bank 0	17
Bank 1	18
Bank 2	19
Bank 3	
SSPCON (Sync Serial Port Control) Register	
SSPSTAT (Sync Serial Port Status) Register	160
Status	
T1CON (Timer1 Control)	
T2CON (Timer2 Control)	
TRISA (PORTA Tri-state)	
TRISB (PORTB Tri-state)	
TRISC (PORTC Tri-state)	
TRISD (PORTD Tri-state)	
TRISE (PORTE Tri-state)	
TXSTA (Transmit Status and Control)	
VRCON (Voltage Reference Control)	
WDTCON (Watchdog Timer Control)	
WPUB (Weak Pull-up PORTB)	
Reset	-
Revision History	259

### S

S (Start) bit SCI. See USART Serial Communication Interface. See USART.	160
Slave Select Synchronization	166
SMP bit	
Software Simulator (MPLAB SIM)	
Software Simulator (MPLAB SIM30)	
Special Function Registers	
SPI Mode	
Associated Registers	
Bus Mode Compatibility	
Effects of a Reset	
Enabling SPI I/O	
Master Mode	
Master/Slave Connection	
Serial Clock (SCK pin)	
Serial Data In (SDI pin)	
Serial Data Out (SDO pin)	
Slave Select	
Slave Select Synchronization	
Sleep Operation	
SPI Clock	
Typical Connection	

SSP	
Overview	
SPI Master/Slave Connection	64
SSP I <sup>2</sup> C Operation	39
Slave Mode	
SSP Module	
Clock Synchronization and the CKP Bit 17	75
SPI Master Mode 16	ò5
SPI Slave Mode 16	66
SSPBUF 16	66
SSPSR 16	ò5
SSPEN bit	31
SSPM bits	31
SSPOV bit 16	31
Status Register 2	21
Synchronous Master Reception	
Associated Registers 14	10
Synchronous Master Transmission	
Associated Registers 13	
Synchronous Serial Port Enable bit (SSPEN) 16	
Synchronous Serial Port Mode Select bits (SSPM) 16	51
Synchronous Serial Port. See SSP	
Synchronous Slave Reception	
Associated Registers 14	12
Synchronous Slave Transmission	
Associated Registers 14	12
т	
T1CON Register	37
Time-out Sequence	
Timer0	
Associated Registers8	33
External Clask	20

limeru
Associated Registers 83
External Clock 82
External Clock Requirements 236
Interrupt 81
Operation
T0CKI
Timer0 Module
Timer1
Associated Registers
Asynchronous Counter Mode 88
Reading and Writing
External Clock Requirements
Interrupt
Modes of Operations
Operation During Sleep 89
Prescaler
Resetting of Timer1 Registers 89
Resetting Timer1 Using a CCP Trigger Output
Timer1 Gate
Inverting Gate
Selecting Source
Synchronizing C2OUT w/ Timer1
TMR1H Register
TMR1L Register
Timer1 Module with Gate Control
Timer2
Associated registers
Operation
Postscaler
PR2 Register
Prescaler
TMR2 Output
TMR2 Register
TMR2 to PR2 Match Interrupt

Timing Diagrams
A/D Conversion
Asynchronous Master Transmission
Asynchronous Master Transmission (Back to Back). 132
Asynchronous Reception
Asynchronous Reception with Address Detect
Brown-out Reset (BOR)
Brown-out Reset Situations
Capture/Compare/PWM
CLKO and I/O
Clock Synchronization176
Comparator Output94
External Clock
Fail-Safe Clock Monitor (FSCM)
I <sup>2</sup> C Bus Data
I <sup>2</sup> C Bus Start/Stop Bits
I <sup>2</sup> C Reception (7-bit Address)
$I^2C$ Slave Mode with SEN = 0 (Reception, 10-bit Address) 174
dress)
I <sup>2</sup> C Transmission (7-bit Address)
INT Pin Interrupt
LCD Interrupt Timing in Quarter-Duty Cycle Drive 121
LCD Sleep Entry/Exit when SLPEN = 1 or CS = 00.123
Reset, WDT, OST and Power-up Timer234
Slave Synchronization166
SPI Master Mode (CKE = 1, SMP = 1)240
SPI Mode (Master Mode)165
SPI Mode (Slave Mode with CKE = 0)
SPI Mode (Slave Mode with CKE = 1)
SPI Slave Mode (CKE = 0)
Synchronous Reception (Master Mode, SREN) 141
Synchronous Reception (Master Mode, SREN) 141 Synchronous Transmission
Synchronous Transmission139
Synchronous Transmission
Synchronous Transmission
Synchronous Transmission
Synchronous Transmission       139         Synchronous Transmission (Through TXEN)       139         Time-out Sequence       191         Case 1       191         Case 2       191         Case 3       191         Timer0 and Timer1 External Clock       235
Synchronous Transmission       139         Synchronous Transmission (Through TXEN)       139         Time-out Sequence       191         Case 1       191         Case 2       191         Case 3       191         Timer0 and Timer1 External Clock       235         Timer1 Incrementing Edge       86
Synchronous Transmission       139         Synchronous Transmission (Through TXEN)       139         Time-out Sequence       191         Case 1       191         Case 2       191         Case 3       191         Timer0 and Timer1 External Clock       235         Timer1 Incrementing Edge       86         Two Speed Start-up       41
Synchronous Transmission       139         Synchronous Transmission (Through TXEN)       139         Time-out Sequence       191         Case 1       191         Case 2       191         Case 3       191         Timer0 and Timer1 External Clock       235         Timer1 Incrementing Edge       86         Two Speed Start-up       41         Type-A in 1/2 Mux, 1/2 Bias Drive       111
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/2 Mux, 1/3 Bias Drive113
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/2 Bias Drive115
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117Type-A in 1/4 Mux, 1/3 Bias Drive119
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117Type-A in 1/4 Mux, 1/3 Bias Drive119Type-A/Type-B in Static Drive110
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive115Type-A in 1/4 Mux, 1/3 Bias Drive117Type-A in 1/4 Mux, 1/3 Bias Drive111Type-B in 1/2 Mux, 1/2 Bias Drive110Type-B in 1/2 Mux, 1/2 Bias Drive111Type-B in 1/2 Mux, 1/2 Bias Drive111Type-B in 1/2 Mux, 1/2 Bias Drive111Type-B in 1/2 Mux, 1/2 Bias Drive114Type-B in 1/3 Mux, 1/2 Bias Drive114Type-B in 1/3 Mux, 1/2 Bias Drive116
Synchronous Transmission         139           Synchronous Transmission (Through TXEN)         139           Time-out Sequence         191           Case 1         191           Case 2         191           Case 3         191           Timer0 and Timer1 External Clock         235           Timer1 Incrementing Edge         86           Two Speed Start-up         41           Type-A in 1/2 Mux, 1/2 Bias Drive         111           Type-A in 1/2 Mux, 1/3 Bias Drive         113           Type-A in 1/3 Mux, 1/2 Bias Drive         115           Type-A in 1/3 Mux, 1/3 Bias Drive         117           Type-A in 1/4 Mux, 1/3 Bias Drive         119           Type-A in 1/4 Mux, 1/3 Bias Drive         110           Type-B in 1/2 Mux, 1/2 Bias Drive         111           Type-B in 1/2 Mux, 1/2 Bias Drive         111           Type-B in 1/2 Mux, 1/2 Bias Drive         111           Type-B in 1/2 Mux, 1/3 Bias Drive         112           Type-B in 1/3 Mux, 1/2 Bias Drive         114           Type-B in 1/3 Mux, 1/3 Bias Drive         116           Type-B in 1/3 Mux, 1/3 Bias Drive         116           Type-B in 1/3 Mux, 1/3 Bias Drive         118
Synchronous Transmission         139           Synchronous Transmission (Through TXEN)         139           Time-out Sequence         191           Case 1         191           Case 2         191           Case 3         191           Timer0 and Timer1 External Clock         235           Timer1 Incrementing Edge         86           Two Speed Start-up         41           Type-A in 1/2 Mux, 1/2 Bias Drive         113           Type-A in 1/2 Mux, 1/2 Bias Drive         115           Type-A in 1/3 Mux, 1/2 Bias Drive         115           Type-A in 1/3 Mux, 1/3 Bias Drive         119           Type-A in 1/4 Mux, 1/3 Bias Drive         110           Type-B in 1/2 Mux, 1/2 Bias Drive         111           Type-B in 1/2 Mux, 1/2 Bias Drive         111           Type-B in 1/2 Mux, 1/3 Bias Drive         111           Type-B in 1/2 Mux, 1/2 Bias Drive         111           Type-B in 1/2 Mux, 1/3 Bias Drive         111           Type-B in 1/2 Mux, 1/3 Bias Drive         111           Type-B in 1/3 Mux, 1/3 Bias Drive         114           Type-B in 1/3 Mux, 1/3 Bias Drive         116           Type-B in 1/3 Mux, 1/3 Bias Drive         118           Type-B in 1/4 Mux, 1/3 Bias Drive         120
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/3 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117Type-A in 1/4 Mux, 1/3 Bias Drive110Type-B in 1/2 Mux, 1/2 Bias Drive111Type-B in 1/3 Mux, 1/3 Bias Drive111Type-B in 1/4 Mux, 1/3 Bias Drive111Type-B in 1/2 Mux, 1/2 Bias Drive110Type-B in 1/2 Mux, 1/3 Bias Drive111Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/3 Mux, 1/3 Bias Drive116Type-B in 1/3 Mux, 1/3 Bias Drive118Type-B in 1/4 Mux, 1/3 Bias Drive120USART Synchronous Receive (Master/Slave)237
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117Type-A in 1/4 Mux, 1/3 Bias Drive111Type-B in 1/2 Mux, 1/2 Bias Drive111Type-B in 1/3 Mux, 1/3 Bias Drive111Type-B in 1/4 Mux, 1/3 Bias Drive111Type-B in 1/2 Mux, 1/2 Bias Drive110Type-B in 1/2 Mux, 1/2 Bias Drive111Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/3 Mux, 1/3 Bias Drive116Type-B in 1/3 Mux, 1/3 Bias Drive118Type-B in 1/4 Mux, 1/3 Bias Drive120USART Synchronous Receive (Master/Slave)237USART Synchronous Transmission (Master/Slave)236
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/3 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117Type-A in 1/4 Mux, 1/3 Bias Drive119Type-B in 1/2 Mux, 1/2 Bias Drive110Type-B in 1/2 Mux, 1/3 Bias Drive111Type-B in 1/4 Mux, 1/3 Bias Drive111Type-B in 1/2 Mux, 1/2 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive116Type-B in 1/3 Mux, 1/3 Bias Drive118Type-B in 1/4 Mux, 1/3 Bias Drive120USART Synchronous Receive (Master/Slave)237USART Synchronous Transmission (Master/Slave)236Wake-up from Interrupt202
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/2 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117Type-A in 1/4 Mux, 1/3 Bias Drive110Type-B in 1/2 Mux, 1/3 Bias Drive111Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/3 Mux, 1/3 Bias Drive118Type-B in 1/4 Mux, 1/3 Bias Drive120USART Synchronous Receive (Master/Slave)237USART Synchronous Transmission (Master/Slave)230Timing Parameter Symbology230
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/2 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive111Type-B in 1/3 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive118Type-B in 1/3 Mux, 1/3 Bias Drive118Type-B in 1/4 Mux, 1/3 Bias Drive237USART Synchronous Receive (Master/Slave)236Wake-up from Interrupt202Timing Parameter Symbology230Timing Requirements230
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/2 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive117Type-A in 1/3 Mux, 1/3 Bias Drive110Type-B in 1/3 Mux, 1/3 Bias Drive111Type-B in 1/3 Mux, 1/3 Bias Drive111Type-B in 1/3 Mux, 1/3 Bias Drive111Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/3 Mux, 1/3 Bias Drive114Type-B in 1/3 Mux, 1/3 Bias Drive116Type-B in 1/3 Mux, 1/3 Bias Drive120USART Synchronous Receive (Master/Slave)237USART Synchronous Transmission (Master/Slave)230Timing Requirements1/2244
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/2 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive111Type-B in 1/3 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive118Type-B in 1/3 Mux, 1/3 Bias Drive118Type-B in 1/4 Mux, 1/3 Bias Drive237USART Synchronous Receive (Master/Slave)236Wake-up from Interrupt202Timing Parameter Symbology230Timing Requirements230
Synchronous Transmission139Synchronous Transmission (Through TXEN)139Time-out Sequence191Case 1191Case 2191Case 3191Timer0 and Timer1 External Clock235Timer1 Incrementing Edge86Two Speed Start-up41Type-A in 1/2 Mux, 1/2 Bias Drive111Type-A in 1/2 Mux, 1/2 Bias Drive113Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/2 Bias Drive115Type-A in 1/3 Mux, 1/3 Bias Drive110Type-B in 1/2 Mux, 1/3 Bias Drive111Type-B in 1/3 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive112Type-B in 1/2 Mux, 1/3 Bias Drive114Type-B in 1/2 Mux, 1/3 Bias Drive118Type-B in 1/3 Mux, 1/3 Bias Drive118Type-B in 1/3 Mux, 1/3 Bias Drive120USART Synchronous Receive (Master/Slave)237USART Synchronous Transmission (Master/Slave)230Timing Requirements1²C Bus Data24412C Bus Start/Stop Bits243

TRISA	
Registers	43
TRISA Register	44
TRISB	
Registers	53
TRISB Register	54
TRISC	
Registers	63
TRISC Register	
TRISD	
Registers	72
TRISD Register	72
TRISE	
Registers	77
TRISE Register	
Two-Speed Clock Start-up Mode	40
TXSTA Register	
BRGH Bit	127
CSRC Bit	127
SYNC Bit	127
TRMT Bit	127
TX9 Bit	127
TX9D Bit	127
TXEN Bit	127

#### U

UA
Update Address bit, UA 160
USART
Address Detect Enable (ADDEN Bit) 128
Asynchronous Mode
Asynchronous Receive (9-bit Mode)
Asynchronous Receive with Address Detect.
See Asynchronous Receive (9-bit Mode).
Asynchronous Receiver134
Asynchronous Reception134
Asynchronous Transmitter 131
Baud Rate Generator (BRG) 129
Baud Rate Formula 129
Baud Rates, Asynchronous Mode (BRGH = 0) 130
Baud Rates, Asynchronous Mode (BRGH = 1) 130
High Baud Rate Select (BRGH Bit) 127
Sampling129
Clock Source Select (CSRC Bit) 127
Continuous Receive Enable (CREN Bit) 128
Framing Error (FERR Bit) 128
Mode Select (SYNC Bit) 127
Overrun Error (OERR Bit) 128
Receive Data, 9th Bit (RX9D Bit) 128
Receive Enable, 9-bit (RX9 Bit) 128
Serial Port Enable (SPEN Bit) 127, 128
Single Receive Enable (SREN Bit) 128
Synchronous Master Mode 138
Requirements, Synchronous Receive
Requirements, Synchronous Transmission 237
Timing Diagram, Synchronous Receive
Timing Diagram, Synchronous Transmission 236
Synchronous Master Reception 140
Synchronous Master Transmission 138
Synchronous Slave Mode 141
Synchronous Slave Reception142
Synchronous Slave Transmit 141
Transmit Data, 9th Bit (TX9D) 127
Transmit Enable (TXEN Bit) 127
Transmit Enable, Nine-bit (TX9 Bit) 127
Transmit Shift Register Status (TRMT Bit) 127

#### ۷

Voltage Reference. See Comparator Voltage Reference (CVREF)
VRCON Register100
W
Wake-up Using Interrupts
Watchdog Timer (WDT) 199
Associated Registers 200
Clock Source
Modes 199
Period199
Specifications235
WCOL bit
WDTCON Register
WPUB Register
Write Collision Detect bit (WCOL) 161
WWW, On-Line Support

NOTES:

#### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

# SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

042003

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent						
RE:	Reader Response							
Fror	n: Name							
	Company							
	Address							
	Telephone: ()	FAX: ()						
Application (optional):								
Would you like a reply?YN								
Dev	Device: PIC16F91X Literature Number: DS41250B							
Questions:								
1.	1. What are the best features of this document?							
2.	How does this document meet your	hardware and software development needs?						
-								
3.	Do you find the organization of this o	document easy to follow? If not, why?						
•								
4.	4. What additions to the document do you think would enhance the structure and subject?							
5.	What deletions from the document c	could be made without affecting the overall usefulness?						
6	le there any incorrect or micloading i	information (what and whore)?						
υ.	Is there any incorrect or misleading i	inionnation (what and where):						
7.	How would you improve this docume	ent?						
-								
-								

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	×	<u>/xx</u>	xxx	E	xamples:
Device	Temperature Range	Package	Pattern	a) b)	package, 20 MHz, QTP pattern #301
Device	PIC16F91X: Sta PIC16F91XT: (Ta		nge		
Temperature Range		to +85°C to +125°C			
Package	P = PDIP SL = SOIC ST = TSSO	(Gull wing, 15 P(4.4 mm)	i0 mil body)		
Pattern	3-Digit Pattern C	ode for QTP (	blank otherwise)		

\* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Shunde** Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Qingdao** Tel: 86-532-502-7355 Fax: 86-532-502-7205 ASIA/PACIFIC

India - Bangalore Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

**India - New Delhi** Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

**Japan - Kanagawa** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Kaohsiung** Tel: 886-7-536-4818

Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Taiwan - Hsinchu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

#### EUROPE

Austria - Weis Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

**Denmark - Ballerup** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Ismaning** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

England - Berkshire Tel: 44-118-921-5869 Fax: 44-118-921-5820

10/20/04

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Microchip:

 PIC16F917-E/P
 PIC16F913T-I/ML
 PIC16F916T-I/ML
 PIC16F917T-I/PT
 PIC16F914T-I/ML
 PIC16F914T-I/PT

 PIC16F917T-I/ML
 PIC16F913T-I/SO
 PIC16F916T-I/SO
 PIC16F916T-I/SS
 PIC16F913-E/SS
 PIC16F913-E/SS
 PIC16F913-E/SS
 PIC16F913-E/SS
 PIC16F916-I/SO
 PIC16F916-I/SO
 PIC16F916-I/SP

 PIC16F917-E/PT
 PIC16F917-E/ML
 PIC16F914-E/ML
 PIC16F914-E/PT
 PIC16F913-I/SP
 PIC16F913-I/SS

 PIC16F913-I/SO
 PIC16F914-I/ML
 PIC16F916-I/ML
 PIC16F917-I/ML
 PIC16F914-I/SP

 PIC16F913-I/SO
 PIC16F914-I/ML
 PIC16F916-I/ML
 PIC16F917-I/ML
 PIC16F914-I/PT

 PIC16F917-I/P
 PIC16F916-E/ML
 PIC16F916-I/ML
 PIC16F917-I/ML
 PIC16F914-I/PT

 I/P
 PIC16F917-I/P
 PIC16F916-E/ML
 PIC16F916-E/SP
 PIC16F916-E/SS
 PIC16F917-I/PT