

PIC16F/LF1826/27 Data Sheet

18/20/28-Pin Flash Microcontrollers with nanoWatt XLP Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



18/20/28-Pin Flash Microcontrollers with nanoWatt XLP Technology

High-Performance RISC CPU:

- · C Compiler Optimized Architecture
- · 256 bytes Data EEPROM
- Up to 4 Kbytes Linear Program Memory Addressing
- Up to 384 bytes Linear Data Memory Addressing
- · Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
- Two full 16-bit File Select Registers (FSRs)
- FSRs can read program and data memory

Flexible Oscillator Structure:

- Precision 32 MHz Internal Oscillator Block:
- Factory calibrated to \pm 1%, typical
- Software selectable frequencies range of 31 kHz to 32 MHz
- 31 kHz Low-Power Internal Oscillator
- · Four Crystal modes up to 32 MHz
- Three External Clock modes up to 32 MHz
- 4X Phase Lock Loop (PLL)
- Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock stops
- Two-Speed Oscillator Start-up
- Reference Clock Module:
- Programmable clock output frequency and duty-cycle

Special Microcontroller Features:

- Full 5.5V Operation PIC16F1826/27
- 1.8V-3.6V Operation PIC16LF1826/27
- · Self-reprogrammable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- · Programmable Brown-out Reset (BOR)
- Extended Watchdog Timer (WDT):
- Programmable period from 1ms to 268s
- Programmable Code Protection
- In-Circuit Serial Programming™ (ICSP™) via two pins
- · In-Circuit Debug (ICD) via two pins
- Enhance Low-Voltage Programming
- · Power-Saving Sleep mode

Extreme Low-Power Management PIC16LF1826/27 with nanoWatt XLP:

- Sleep mode: 30 nA
- Watchdog Timer: 500 nA
- Timer1 Oscillator: 600 nA @ 32 kHz

Analog Features:

- · Analog-to-Digital Converter (ADC) Module:
 - 10-bit resolution, 12 channels
 - Auto acquisition capability
 - Conversion available during Sleep
- Analog Comparator Module:
 - Two rail-to-rail analog comparators
 - Power mode control
 - Software controllable hysteresis
- Voltage Reference Module:
 - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
 - 5-bit rail-to-rail resistive DAC with positive and negative reference selection


Peripheral Highlights:

- 15 I/O Pins and 1 Input Only Pin:
 - High current sink/source 25 mA/25 mA
 - Programmable weak pull-ups
 - Programmable interrupt-on- change pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
- Dedicated, low-power 32 kHz oscillator driver
- Up to three Timer2-types: 8-Bit Timer/Counter with
- 8-Bit Period Register, Prescaler and Postscaler
- Up to two Capture, Compare, PWM (CCP) Modules
- Up to two Enhanced CCP (ECCP) Modules:
 - Software selectable time bases
 - Auto-shutdown and auto-restart
 - PWM steering
- Up to two Master Synchronous Serial Port (MSSP) with SPI and I²C[™] with:
 - 7-bit address masking
 - SMBus/PMBus™ compatibility
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) Module
- mTouch[™] Sensing Oscillator Module:
- Up to 12 input channelsData Signal Modulator Module:
- Selectable modulator and carrier sources
- SR Latch:
 - Multiple Set/Reset input options
 - Emulates 555 Timer applications

PIC16F/LF1826/27 Family Types


	Program Memory	-	ata nory		(ch)	(ch)	rs	-bit)			ridge)	Bridge)		
Device	Words	SRAM (bytes)	Data EEPROM (bytes)	I/O's ⁽¹⁾	10-bit ADC (CapSense (Comparator	Timers (8/16	EUSART	dSSM	ECCP (Full-Br	ECCP (Half-Br	CCP	SR Latch
PIC16LF1826	2K	256	256	16	12	12	2	2/1	1	1	1	_	_	Yes
PIC16F1826	2K	256	256	16	12	12	2	2/1	1	1	1	_	_	Yes
PIC16LF1827	4K	384	256	16	12	12	2	4/1	1	2	1	1	2	Yes
PIC16F1827	4K	384	256	16	12	12	2	4/1	1	2	1	1	2	Yes

Note 1: One pin is input only.



© 2009 Microchip Technology Inc.

Pin Diagram – 28-Pin QFN/UQFN (PIC16F/LF1826/27)



l		T	1																	
	Basic	I	I	I	I	I	MCLR, VPP	OSC2 CLKOUT CLKR	OSC1 CLKIN	I	I	I	I	I	I	ICSPCLK/ ICDCLK	ICSPDAT/ ICDDAT	VDD	Vss	
	Pull-up	z	z	z	z	z	$\gamma^{(3)}$	z	z	7	٢	~	٢	Y	7	7	Y		I	
	Modulator	I	Ι	I	-	Ι	Ι	-	-	I		NIMOM	тиодм	MDCIN2	I	I	MDCIN1		I	
	Interrupt	I	Ι	I	Ι	Ι	Ι	Ι	-	INT	100	IOC	100	100	IOC	IOC	100	Ι	I	
	MSSP	SDO2 ⁽²⁾	SS2 ⁽²⁾		I	Ι	<u>SS1⁽¹⁾</u>	SD01 ⁽¹⁾	Ι	I	SDA1 SDI1	SDA2 ⁽²⁾ SDI2 ⁽²⁾ SDO1 ^(1,4)		SCK1 SCK1	SCL2 ⁽²⁾ SCK2 ⁽²⁾ SS1 ^(1,4)	I	-		I	
	EUSART	I	Ι	1	-	Ι	Ι	-	-	I	RX ^(1,4) DT ^(1,4)	$\begin{array}{c} RX^{(1)}DT^{(1)}\\TX^{(1,4)}\\CK^{(1,4)}\end{array}$	—	—	TX ⁽¹⁾ CK ⁽¹⁾	I	—		I	
	ССР	Ι	Ι	Ι	CCP3 ⁽²⁾	CCP4 ⁽²⁾	Ι	P1D ⁽¹⁾ P2B ^(1,2)	P1C ⁽¹⁾ CCP2 ^(1,2) P2A ^(1,2)	CCP1 ⁽¹⁾ P1A ⁽¹⁾ FLT0		I	CCP1 ^(1,4) P1A ^(1,4)	Ι	P1B	P1C ^(1,4) CCP2 ^(1,2,4) P2A ^(1,2,4)	P1D ^(1,4) P2B ^(1,2,4)		Ι	
	Timers	I	Ι	I	Ι	TOCKI	Ι	Ι	-	T1G	-	I			I	T1CKI T1OSI	T10SO	I	I	ontrol.
	SR Latch	I	Ι	I	SRQ	SRNQ	Ι	Ι	—	SRI	—	I	-	_	I	I	_		I	inder user o
'LF1826/27)	Comparator	C12IN0-	C12IN1-	C12IN2- C12IN+	C12IN3- C1IN+ C10UT	C2OUT	Ι	Ι	Ι	I	Ι	I	I	I	I	I	I	Ι	Ι	Pin functions can be moved using the APFCON register(s) Functions are only available on the <u>PIC16F/LF1827.</u> Weak pull-up always enabled when <u>MCLR</u> is enabled, otherwise the pull-up is under user control. Default function location.
6F/LF18	Cap Sense	CPS0	CPS1	CPS2	CPS3	CPS4	Ι	I	I	I	CPS11	CPS10	CPS9	CPS8	CPS7	CPS5	CPS6	I	1	er(s) otherwise th
Y (PIC1	Reference	I	Ι	VREF- DACOUT	VREF+	Ι	Ι	Ι	-	I	-	I			I	I		I		CON registe 7LF1827. is enabled,
18/20/28-PIN SUMMARY (PIC16F/	A/D	ANO	AN1	AN2	ENA	AN4	Ι	-	-	I	111A	AN10	6NV	8NA	AN7	AN5	ANG			Pin functions can be moved using the APFCON register(s) Functions are only available on the PIC16F/LF1827. Weak pull-up always enabled when MCLR is enabled, othe Default function location.
8-PIN SI	ANSEL	~	≻	≻	٨	≻	z	z	Z	z	٨	~	У	У	~	~	У	I		e moved us available on s enabled v ation.
/20/2	28-Pin QFN/UQFN	23	24	26	27	28	٢	20	21	2	8	6	10	12	13	15	16	17,19	3,5	s can be re only a p alway tion loc
18	20-Pin SSOP	19	20	-	2	3	4	17	18	7	8	6	10	11	12	13	14	15,16	5,6	function ctions a ak pull-u ault func
Е 1:	18-Pin PDIP/SOIC	17	18	-	2	3	4	15	16	9	7	8	6	10	11	12	13	14		4: Pin 1 2: Pin 1 4: Vea Vea
TABLE	I/O	RA0	RA1	RA2	RA3	RA4	RA5	RA6	RA7	RBO	RB1	RB2	RB3	RB4	RB5	RB6	RB7	VDD		Note 1 2 2 4 3

Table of Contents

1.0	Device Overview	
2.0	Enhanced Mid-range CPU	
3.0	Memory Organization	
4.0	Device Configuration	
5.0	Oscillator Module (With Fail-Safe Clock Monitor)	
6.0	Reference Clock Module	
7.0	Resets	
8.0	Interrupts	
9.0	Power-Down Mode (Sleep)	
10.0	Watchdog Timer (WDT)	
11.0	Data EEPROM and Flash Program Memory Control	
12.0	I/O Ports	
13.0		
14.0	Fixed Voltage Reference (FVR)	
15.0	Analog-to-Digital Converter (ADC) Module	
16.0	Digital-to-Analog Converter (DAC) Module	
17.0	Comparator Module	
18.0	SR Latch	
19.0	Timer0 Module	
21.0	Timer1 Module	
22.0	Timer2/4/6 Modules	
23.0	Data Signal Modulator (DSM)	
24.0	Capture/Compare/PWM (ECCP1, ECCP2, ECCP3, CCP4) Modules	
25.0	Master Synchronous Serial Port (MSSP) Module	
26.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
27.0		
28.0	In-Circuit Serial Programming™ (ICSP™)	
29.0	Instruction Set Summary	
30.0	Electrical Specifications	
31.0	DC and AC Characteristics Graphs and Tables	
32.0	Development Support	
33.0	Packaging Information	
Appe	endix A: Revision History	
Appe	endix B: Device Differences	
Index	κ	
The I	Microchip Web Site	
	omer Change Notification Service	
Custo	omer Support	
Read	der Response	
Prod	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW


The PIC16F/LF1826/27 are described within this data sheet. They are available in 18/20/28-pin packages. Figure 1-1 shows a block diagram of the PIC16F/LF1826/27 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1:DEVICE PERIPHERALSUMMARY

Peripheral		PIC16F/LF1826	PIC16F/LF1827			
ADC		•	•			
Capacitive Sensing Mod	dule	•	•			
Digital-to-Analog Conve	erter (DAC)	•	•			
Digital Signal Modulator	r (DSM)	•	•			
EUSART		•	•			
Fixed Voltage Referenc	e (FVR)	٠	•			
Reference Clock Modul	е	٠	•			
SR Latch	٠	•				
Capture/Compare/PWN	Capture/Compare/PWM Modules					
	ECCP1	٠	•			
	ECCP2		•			
	CCP3		•			
	CCP4		•			
Comparators						
	C1	٠	•			
	C2	•	•			
Master Synchronous Se	erial Ports					
	MSSP1	•	•			
	MSSP2		•			
Timers						
	Timer0	•	•			
	Timer1	•	•			
	Timer2	•	•			
	Timer4		•			
	Timer6		•			





NameFunctionInput TypeOutput TypeRA0/AN0/CPS0/C12IN0-/ SD02 ⁽²⁾ RA0TTLCMOSGeneral purpose I/O.AN0AN-A/D Channel 0 input.CPS0AN-Capacitive sensing input 0.C12IN0-AN-Comparator C1 or C2 negative input.C12IN0-AN-Capacitive sensing input 0.C12IN1-ISS2(2)RA1TTLCMOSSeneral purpose I/O.RA1/AN1/CPS1/C12IN1-/SS2(2)RA1TTLCMOSGeneral purpose I/O.C12IN1-AN-Capacitive sensing input 1.C12IN1-AN-Capacitive sensing input 1.C12IN1-AN-Capacitive sensing input 1.C12IN1-AN-Capacitive sensing input 1.C12IN1-AN-Capacitive sensing input 2.C12IN1-/WEF-/DACOUTRA2TTLCMOSC12IN1-/WEF-/DACOUTRA2AN-C12IN1-/WEF-/DACOUTRA2AN-C12IN1-AN-Comparator C1 or C2 negative input.C12IN1-AN-Comparator C1 or C2 negative input.C12IN1-AN-Com	TABLE 1-2. FIGTOF/LF	1020/21 P			
SDQ2 ^[2] AN0 AN — A/D Channel 0 input. CPS0 AN — Capacitive sensing input 0. C C12IN0- AN — Capacitive sensing input 0. C SD02 — CMOS SPI data output. C RA1/AN1/CPS1/C12IN1-/SS2 ^[2] RA1 TTL CMOS SPI data output. RA1/AN1/CPS1/C12IN1-/SS2 ^[2] RA1 TTL CMOS SPI data output. C12IN1- AN — Capacitive sensing input 1. C C12IN1-/SS2 ^[2] RA2 TTL CMOS General purpose I/O. C12IN1-/NREF-/DACOUT RA2 TTL CMOS General purpose I/O. C12IN1-/NREF-/DACOUT RA2 TTL CMOS General purpose I/O. C12IN1-/NREF-/DACOUT RA2 AN — Capacitive sensing input 2. C12IN1- AN — Comparator C1 or C2 negative input. C12IN2- AN — Comparator C1 or C2 negative input. VREF- AN — Comparato	Name	Function			Description
AND AND <td></td> <td>RA0</td> <td>TTL</td> <td>CMOS</td> <td>General purpose I/O.</td>		RA0	TTL	CMOS	General purpose I/O.
C12IN0- AN — Comparator C1 or C2 negative input. RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1 TTL CMOS SPI data output. RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1 TTL CMOS General purpose I/O. AN1 AN — A/D Channel 1 input. C CPS1 AN — Capacitive sensing input 1. C12IN1- AN — Comparator C1 or C2 negative input. SS2 ST — Slave Select input 2. RA2/AN2/CPS2/C12IN2-/ RA2 TTL CMOS C12IN+/WEEF-/DACOUT RA2 AN — Capacitive sensing input 2. C12IN+/WEEF-/DACOUT RA2 AN — Capacitive sensing input 2. C12IN+/WEEF-/DACOUT RA3 AN — Comparator C1 or C2 negative input. VEEF AN — Comparator C1 or C2 negative input. C12IN+ VREF+ AN — Comparator C1 or C2 negative input. C12IN3- C12IN3- — AD Channel 3 input. CPS3	SDO2 ⁽²⁾	AN0	AN		A/D Channel 0 input.
SD02 — CMOS SPI data output. RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1 TTL CMOS General purpose I/O. AN1 AN — ADD Channel 1 input. Comparator C1 or C2 negative input. CPS1 AN — Capacitive sensing input 1. Ci2IN1- C12IN1- AN — Comparator C1 or C2 negative input. SS2 ST — Slave Select input 2. C12IN1-/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. C12IN1-/VREF-/DACOUT RA2 AN — Capacitive sensing input 2. C12IN1-/VREF-/DACOUT RA2 AN — Comparator C1 or C2 negative input. C12IN1- AN — Comparator C1 or C2 negative input. C12IN1- C12IN1- AN — Comparator C1 or C2 negative input. C12IN1- C12IN1- AN — Comparator C1 or C2 negative input. C12IN1- C12IN1- AN — A/D Channel 3 input. C12IN1- RA3/AN3/CPS3/C12IN3-/C1IN1+/ <td< td=""><td></td><td>CPS0</td><td>AN</td><td></td><td>Capacitive sensing input 0.</td></td<>		CPS0	AN		Capacitive sensing input 0.
RA1/AN1/CPS1/C12IN1-/SS2 ^[2] RA1 TTL CMOS General purpose I/O. AN1 AN — A/D Channel 1 input. C CP51 AN — Capacitive sensing input 1. C C12IN1- AN — Capacitive sensing input 1. C C12IN1- AN — Capacitive sensing input 2. C C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. C12IN+/VREF-/DACOUT RA2 AN — A/D Channel 2 input. C12IN+/VREF-/DACOUT RA2 AN — Comparator C1 or C2 negative input. C12IN+/VREF-/DACOUT AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 positive input. C12IN+ RA3 TL CMOS General purpose I/O. RA3/AN3/CPS3/C12IN-/C1IN+/ RA3 TL CMOS General purpose I/O. RA4/AN3/CPS3/C12IN-/C2P3 ⁽²⁾ /SRQ AN — Capacitive sensing input 3. C12IN3- C10UT/CCP3 ⁽²⁾ /SRQ		C12IN0-	AN		Comparator C1 or C2 negative input.
AN1 AN — ADD Channel 1 input. CPS1 AN — Capacitive sensing input 1. C12IN1- AN — Comparator C1 or C2 negative input. SS2 ST — Slave Select input 2. C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. C12IN+/VREF-/DACOUT RA2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT RA2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT RA3 AN — A/D Channel 2 input. CPS2 AN — Capacitive sensing input 2. C12IN+ AN — Comparator C1 or C2 negative input. VREF- AN — A/D Negative Voltage Reference output. DACOUT — AN Voltage Reference input. VREF+/C10UT/CCP3 ⁽²⁾ /SRQ AN3 AN — C12IN3- AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. <tr< td=""><td></td><td>SDO2</td><td colspan="2">DO2 — CMOS SPI data output.</td><td>SPI data output.</td></tr<>		SDO2	DO2 — CMOS SPI data output.		SPI data output.
CPS1 AN — Capacitive sensing input 1. C12IN1- AN — Comparator C1 or C2 negative input. SS2 ST — Slave Select input 2. RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. C12IN+/VREF-/DACOUT RA2 AN — A/D Channel 2 input. C12IN2- AN — Comparator C1 or C2 negative input. C12IN2- AN — Comparator C1 or C2 negative input. C12IN2- AN — Comparator C1 or C2 negative input. C12IN1+ AN — Comparator C1 or C2 negative input. VREF- AN — A/D Negative Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ RA3 TTL CMOS General purpose I/O. VREF+/C1OUT/CCP3 ⁽²⁾ /SQ AN3 AN — A/D Channel 3 input. C12IN3- AN — Comparator C1 or C2 negative input. C12IN4- AN — Comparator C1 or C1 negative input. C12IN4- AN	RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾	RA1	TTL	CMOS	General purpose I/O.
C12IN1- AN — Comparator C1 or C2 negative input. RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. AN2 AN — A/D Channel 2 input. C C12IN+/VREF-/DACOUT AN2 AN — Capacitive sensing input. C12IN+/VREF-/DACOUT AN — Comparator C1 or C2 positive input. C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C10UT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS AN3 AN — A/D Channel 3 input. C C11N+ AN — Capacitive sensing input 3. C C12IN+ AN — Capacitive sensin		AN1	AN		A/D Channel 1 input.
Image: SS2 ST Stave Select input 2. RA2/AN2/CPS2/C12IN2-/ C12IN+//\REF-/DACOUT RA2 TTL CMOS General purpose I/O. C12IN+//\REF-/DACOUT AN2 AN — A/D Channel 2 input. C12IN+//\REF-/DACOUT AN2 AN — Capacitive sensing input 2. C12IN+//\REF-/DACOUT AN2 AN — Capacitive sensing input 2. C12IN+ AN — Capacitive sensing input 2. Citaline and an and an and an and an and an and and		CPS1	AN	_	Capacitive sensing input 1.
RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. C12IN+/VREF-/DACOUT AN2 AN — A/D Channel 2 input. C12IN+/VREF-/DACOUT AN2 AN — Capacitive sensing input 2. C12IN2- AN — Capacitive sensing input 2. C12 negative input. C12IN2- AN — Comparator C1 or C2 negative input. C VREF- AN — A/D Negative Voltage Reference output. D RA3/AN3/CPS3/C12IN3-/C1IN+/ RA3 TTL CMOS General purpose I/O. VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 AN — A/D Channel 3 input. CPS3 AN — Comparator C1 or C2 negative input. VREF+ AN — Comparator C1 or C2 negative input. C12IN3- AN — Comparator C1 or C2 negative input. C12IN3- AN — Comparator C1 or C2 negative input. C12IN3- AN — Comparator C1 or C2 negative input. C12IN3- AN —		C12IN1-	AN		Comparator C1 or C2 negative input.
C12IN+/VREF-/DACOUT AN2 AN — A/D Channel 2 input. C12IN+/VREF-/DACOUT AN2 AN — Capacitive sensing input 2. C12IN2- AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C10UT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS AN3 AN — A/D Channel 3 input. CCPS3 AN — Capacitive sensing input 3. C12IN3- AN — Capacitive sensing input 3. C12IN3- AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 output. C1UT — CMOS Comparator C1 output. C2P3 ST CMOS Capacitive sensing input 4. C2P4 ⁽²⁾ /SRNQ <td></td> <td>SS2</td> <td>ST</td> <td></td> <td>Slave Select input 2.</td>		SS2	ST		Slave Select input 2.
AN Capacitive sensing input. C12IN2 AN AN AN Capacitive sensing input 2. Capacitive input. C C12IN4 AN AN Comparator C1 or C2 negative input. VREF- AN AN AN AN Comparator C1 or C2 positive input. DACOUT AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C10UT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. VAN3 AN AN AN AN AN Capacitive sensing input 3. C12IN3- AN AN Capacitive sensing input 3. C12IN3- AN C1000000000000000000000000000000000000	RA2/AN2/CPS2/C12IN2-/	RA2	TTL	CMOS	General purpose I/O.
C12IN2- AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. C CPS3 AN — Capacitive sensing input 3. C12IN+ AN — Comparator C1 or C2 negative input. CVEF+ AN — Comparator C1 or C2 negative input. C12IN3- AN — Capacitive sensing input 3. C12IN+ AN — Comparator C1 or C2 negative input. VREF+ AN — Comparator C1 or C1 nositive input. VREF+ AN — Comparator C1 output. C10UT — CMOS Capacitive sensing input 4. C2CP3 ST CMOS SR Latch non-inverting output. CCP4 ⁽²⁾ /SRNQ AN4 AN — A/D Channel 4 input. <td>C12IN+/VREF-/DACOUT</td> <td>AN2</td> <td>AN</td> <td></td> <td>A/D Channel 2 input.</td>	C12IN+/VREF-/DACOUT	AN2	AN		A/D Channel 2 input.
C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C12IN3- AN — Comparator C1 or C2 negative input. C12IN3- AN — Comparator C1 or C2 negative input. C11N+ AN — Comparator C1 or C2 negative input. C10UT — CMOS Comparator C1 or C2 negative input. VREF+ AN — Comparator C1 or C2 negative input. C11N+ AN — Comparator C1 or C2 negative input. C10UT — CMOS Capture/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. C2P4 ⁽²⁾ /SRNQ RA4 TTL CMOS Comparator C2 output.<		CPS2	AN		Capacitive sensing input 2.
VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. CPS3 AN — C12IN3- AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 or C2 negative input. C10UT C10UT COMOS Comparator C1 output. CCP3 ST CMOS Capture/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. AN — Capacitive sensing input 4. CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. CAU C2P4 ⁽²⁾ /SRNQ RA4 TTL CMOS Comparator C2 output. C2OUT C2OUT C4DOS Comparator C2 output. C2OUT C2OUT C4DOS Capacitive sensing input 4. C2OUT C2OUT C4DOS		C12IN2-	AN		Comparator C1 or C2 negative input.
DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. C CPS3 AN — Capacitive sensing input 3. C12IN3- C12IN3- AN — Comparator C1 or C2 negative input. C10 C1IN+ AN — Comparator C1 positive input. C10 VREF+ AN — A/D Voltage Reference input. C10UT C10UT — CMOS Capture/Compare/PWM3. SRQ CCP3 ST CMOS SR Latch non-inverting output. RA4/AN4/CPS4/C2OUT/T0CKI/ RA4 TTL CMOS General purpose I/O. CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS Comparator C2 output. C2OUT — CMOS Comparator C2 output. C20UT C2OUT — CMOS Comparator		C12IN+	AN		Comparator C1 or C2 positive input.
RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. C CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C12IN4- AN — Comparator C1 positive input. VREF+ AN — A/D Voltage Reference input. C10UT — CMOS Capacitive sensing output. CCP3 ST CMOS Capatre/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. CCP4 ⁽²⁾ /SRNQ AN4 AN — A/D Channel 4 input. C2OUT — CMOS Comparator C2 output. Comparator C2 output. TOCKI ST — Timer0 clock input. C20UT. C2OUT — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST		VREF-	AN		A/D Negative Voltage Reference input.
VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ AN3 AN — A/D Channel 3 input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C11N+ AN — Comparator C1 positive input. VREF+ AN — Comparator C1 or C2 negative input. VREF+ AN — A/D Voltage Reference input. C10UT — CMOS Comparator C1 output. CCP3 ST CMOS Capture/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. RA4/AN4/CPS4/C2OUT/TOCKI/ RA4 TTL CMOS General purpose I/O. CCP4 ⁽²⁾ /SRNQ AN4 AN — A/D Channel 4 input. C2OUT — CMOS Comparator C2 output. TOCKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 </td <td></td> <td>DACOUT</td> <td>_</td> <td>AN</td> <td>Voltage Reference output.</td>		DACOUT	_	AN	Voltage Reference output.
RA4 AN AN AN AN AN AN AN AN AN Capacitive sensing input 3. C12IN3- AN AN Comparator C1 or C2 negative input. Citaine. Citaine. Citaine. Citaine. Comparator C1 or C2 negative input. C1IN+ AN AN Comparator C1 positive input. Citaine. Citaine. Citaine. Citaine. Comparator C1 or C2 negative input. Citaine. Comparator C1 output. Citaine. Citaine. Citaine. Citaine. Citaine. Citaine. Citaine. Citaine. Citaine. Citaitaine. Citaitaitaine. C		RA3	TTL	CMOS	General purpose I/O.
C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 positive input. VREF+ AN — A/D Voltage Reference input. C10UT — CMOS Comparator C1 output. CCP3 ST CMOS Capture/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. C20UT — CMOS Comparator C2 output. COMOS CCP4 ⁽²⁾ /SRNQ AN4 AN — A/D Channel 4 input. C20UT — CMOS Comparator C2 output. TOCKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SST ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.	VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ	AN3	AN		A/D Channel 3 input.
C1IN+ AN — Comparator C1 positive input. VREF+ AN — A/D Voltage Reference input. C1OUT — CMOS Comparator C1 output. CCP3 ST CMOS Capture/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. CP4 ⁽²⁾ /SRNQ RA4 AN — A/D Channel 4 input. CP4 ⁽²⁾ /SRNQ CPS4 AN — Capacitive sensing input 4. C2OUT — CMOS Comparator C2 output. TOCKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. RA5 TTL CMOS General purpose I/O. Master Clear with internal pull-up.		CPS3	AN	_	Capacitive sensing input 3.
VREF+ AN — A/D Voltage Reference input. C1OUT — CMOS Comparator C1 output. CCP3 ST CMOS Capture/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. RA4/AN4/CPS4/C2OUT/TOCKI/ RA4 TTL CMOS SR Latch non-inverting output. CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. CCP4 ⁽²⁾ /SRNQ AN4 AN — A/D Channel 4 input. CCP4 ⁽²⁾ /SRNQ CPS4 AN — Capacitive sensing input 4. C2OUT — CMOS Comparator C2 output. TOCKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.		C12IN3-	AN		Comparator C1 or C2 negative input.
C1OUT — CMOS Comparator C1 output. CCP3 ST CMOS Capture/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. RA4/AN4/CPS4/C2OUT/TOCKI/ CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. AN4 AN — A/D Channel 4 input. CPS4 AN — Capacitive sensing input 4. C2OUT — CMOS Comparator C2 output. T0CKI ST — Timer0 clock input. CCP4 ST CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS RA5/MCLR ST — Master Clear with internal pull-up.		C1IN+	AN		Comparator C1 positive input.
CCP3 ST CMOS Capture/Compare/PWM3. SRQ — CMOS SR Latch non-inverting output. RA4/AN4/CPS4/C2OUT/TOCKI/ CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. AN4 AN — A/D Channel 4 input. CPS4 AN — Capacitive sensing input 4. C2OUT — CMOS Comparator C2 output. T0CKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.		VREF+	AN	_	A/D Voltage Reference input.
RA4/AN4/CPS4/C2OUT/T0CKI/ RA4 TTL CMOS SR Latch non-inverting output. RA4/AN4/CPS4/C2OUT/T0CKI/ RA4 TTL CMOS General purpose I/O. CCP4 ⁽²⁾ /SRNQ AN4 AN — A/D Channel 4 input. CPS4 AN — Capacitive sensing input 4. C2OUT — CMOS Comparator C2 output. T0CKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.		C1OUT	_	CMOS	Comparator C1 output.
RA4/AN4/CPS4/C2OUT/T0CKI/ CCP4 ⁽²⁾ /SRNQ RA4 TTL CMOS General purpose I/O. AN4 AN — A/D Channel 4 input. CPS4 AN — Capacitive sensing input 4. C2OUT — CMOS Comparator C2 output. T0CKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O.		CCP3	ST	CMOS	Capture/Compare/PWM3.
CCP4 ⁽²⁾ /SRNQ AN4 AN - A/D Channel 4 input. CPS4 AN - Capacitive sensing input 4. C2OUT - CMOS Comparator C2 output. T0CKI ST - Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ - CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST - Master Clear with internal pull-up.		SRQ	_	CMOS	SR Latch non-inverting output.
AN4 AN AD Channel 4 input. CPS4 AN Capacitive sensing input 4. C2OUT CMOS Comparator C2 output. T0CKI ST Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST Master Clear with internal pull-up.		RA4	TTL	CMOS	General purpose I/O.
C2OUT — CMOS Comparator C2 output. T0CKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.	CCP4 ⁽²⁾ /SRNQ	AN4	AN		A/D Channel 4 input.
TOCKI ST — Timer0 clock input. CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.		CPS4	AN		Capacitive sensing input 4.
CCP4 ST CMOS Capture/Compare/PWM4. SRNQ — CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.		C2OUT	_	CMOS	Comparator C2 output.
SRNQ CMOS SR Latch inverting output. RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.		TOCKI	ST		Timer0 clock input.
RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O. MCLR ST — Master Clear with internal pull-up.		CCP4	ST	CMOS	Capture/Compare/PWM4.
MCLR ST Master Clear with internal pull-up.		SRNQ	_	CMOS	SR Latch inverting output.
	RA5/MCLR/VPP/SS1 ^(1,2)	RA5	TTL	CMOS	General purpose I/O.
VPP HV — Programming voltage.		MCLR	ST	—	Master Clear with internal pull-up.
		Vpp	HV	—	Programming voltage.
SS1 ST — Slave Select input 1.		SS1	ST	—	Slave Select input 1.

TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV= High VoltageXTAL= Crystallevels

Note 1: Pin functions can be moved using the APFCON register(s).

2: Functions are only available on the PIC16F/LF1827.

3: Default function location.

TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA6/OSC2/CLKOUT/CLKR/	RA6	TTL	CMOS	General purpose I/O.
P1D ⁽¹⁾ /P2B ^(1,2) /SDO1 ⁽¹⁾	OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	_	CMOS	Fosc/4 output.
	CLKR	_	CMOS	Clock Reference Output.
	P1D	_	CMOS	PWM output.
	P2B	_	CMOS	PWM output.
	SDO1	_	CMOS	SPI data output 1.
RA7/OSC1/CLKIN/P1C ⁽¹⁾ /	RA7	TTL	CMOS	General purpose I/O.
CCP2 ^(1,2) /P2A ^(1,2)	OSC1	XTAL	—	Crystal/Resonator (LP, XT, HS modes).
	CLKIN	CMOS	_	External clock input (EC mode).
	P1C		CMOS	PWM output.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
	P2A		CMOS	PWM output.
RB0/T1G/CCP1 ⁽¹⁾ /P1A ⁽¹⁾ /INT/ SRI/FLT0	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	T1G	ST		Timer1 Gate input.
	CCP1	ST	CMOS	Capture/Compare/PWM1.
	P1A		CMOS	PWM output.
	INT	ST		External interrupt.
	SRI	ST		SR Latch input.
	FLT0	ST		ECCP Auto-Shutdown Fault input.
RB1/AN11/CPS11/RX ^(1,3) / DT ^(1,3) /SDA1/SDI1	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN11	AN	—	A/D Channel 11 input.
	CPS11	AN	_	Capacitive sensing input 11.
	RX	ST	—	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	SDA1	l ² C™	OD	I ² C™ data input/output 1.
	SDI1	CMOS	—	SPI data input 1.
RB2/AN10/CPS10/MDMIN/ TX ^(1,3) /CK ^(1,3) /RX ⁽¹⁾ /DT ⁽¹⁾ /	RB2	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
SDA2 ⁽²⁾ /SDI2 ⁽²⁾ /SDO1 ^(1,3)	AN10	AN		A/D Channel 10 input.
	CPS10	AN		Capacitive sensing input 10.
	MDMIN	_	CMOS	Modulator source input.
	TX	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	RX	ST	—	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	SDA2	I ² C™	OD	l ² C™ data input/output 2.
	0010	ST		
	SDI2	31		SPI data input 2.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I²C[™] = Schmitt Trigger input with I²C HV = High Voltage XTAL = Crystal

OD = Open Drain

levels

Note 1: Pin functions can be moved using the APFCON register(s).

2: Functions are only available on the PIC16F/LF1827.

3: Default function location.

Name	Function	Input Type	Output Type	Description
RB3/AN9/CPS9/MDOUT/ CCP1 ^(1,3) /P1A ^(1,3)	RB3	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN9	AN	—	A/D Channel 9 input.
	CPS9	AN	_	Capacitive sensing input 9.
	MDOUT	_	CMOS	Modulator output.
	CCP1	ST	CMOS	Capture/Compare/PWM1.
	P1A	_	CMOS	PWM output.
RB4/AN8/CPS8/SCL1/SCK1/ MDCIN2	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN8	AN		A/D Channel 8 input.
	CPS8	AN	_	Capacitive sensing input 8.
	SCL1	I ² C™	OD	l ² C™ clock 1.
	SCK1	ST	CMOS	SPI clock 1.
	MDCIN2	ST	_	Modulator Carrier Input 2.
RB5/AN7/CPS7/P1B/TX ⁽¹⁾ /CK ⁽¹⁾ / SCL2 ⁽²⁾ /SCK2 ⁽²⁾ /SS1 ^(1,3)	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-chang Individually enabled pull-up.
	AN7	AN	_	A/D Channel 7 input.
	CPS7	AN	—	Capacitive sensing input 7.
	P1B		CMOS	PWM output.
	TX	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	SCL2	I ² C™	OD	I ² C™ clock 2.
	SCK2	ST	CMOS	SPI clock 2.
	SS1	ST		Slave Select input 1.
RB6/AN5/CPS5/T1CKI/T1OSI/ P1C ^(1,3) /CCP2 ^(1,2,3) /P2A ^(1,2,3) /	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-chang Individually enabled pull-up.
CSPCLK	AN5	AN		A/D Channel 5 input.
	CPS5	AN		Capacitive sensing input 5.
	T1CKI	ST	_	Timer1 clock input.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	P1C		CMOS	PWM output.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
	P2A		CMOS	PWM output.
	ICSPCLK	ST	_	Serial Programming Clock.
RB7/AN6/CPS6/T1OSO/ P1D ^(1,3) /P2B ^(1,2,3) /MDCIN1/	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-chang Individually enabled pull-up.
CSPDAT	AN6	AN	_	A/D Channel 6 input.
	CPS6	AN	_	Capacitive sensing input 6.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	P1D	_	CMOS	PWM output.
	P2B	_	CMOS	PWM output.
	MDCIN1	ST		Modulator Carrier Input 1.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.

TABLE 1-2. PIC16F/LE1826/27 PINOUT DESCRIPTION (CONTINUED)

Note 1: Pin functions can be moved using the APFCON register(s).

2: Functions are only available on the PIC16F/LF1827.

3: Default function location.

TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
VDD	Vdd	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.
Legendu AN - Apolog input or a	Nutrout CMC	S = CMC	S comp	atible input or output OD - Open Drain

Legend:AN = Analog input or outputCMOS = CMOS compatible input or outputOD = Open DrainTTL = TTL compatible inputST = Schmitt Trigger input with CMOS levels l^2C^{TM} = Schmitt Trigger input with l²C

levels

XTAL = Crystal

Note 1: Pin functions can be moved using the APFCON register(s).

2: Functions are only available on the PIC16F/LF1827.

3: Default function location.

HV = High Voltage

2.0 ENHANCED MID-RANGE CPU

This family of devices contains an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, indirect, and relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

The Enhanced Mid-range CPU contains the following:

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 8.5 "Automatic Context Saving"**, for more information.

2.2 16-level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled will cause a software Reset. See section **Section 3.4 "Stack"** for more details.


2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one data pointer for all memory. When an FSR points to program memory, there is 1 additional instruction cycle in instructions using INDFx to allow the data to be fetched. General purpose memory can also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.5 "Indirect Addressing**" for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 28.0** "**Instruction Set Summary**" for more details.

FIGURE 2-1: CORE BLOCK DIAGRAM



3.0 MEMORY ORGANIZATION

There are three types of memory in PIC16F/LF1826/27: Data Memory, Program Memory and Data EEPROM Memory⁽¹⁾.

- Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM
 - Device Memory Maps
 - Special Function Registers Summary
- Data EEPROM memory⁽¹⁾

Note 1: The Data EEPROM Memory and the method to access Flash memory through the EECON registers is described in Section 11.0 "Data EEPROM and Flash Program Memory Control". The following features are associated with access and control of program memory and data memory:


- PCL and PCLATH
- Stack
- · Indirect Addressing

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC16F/LF1826/27 family. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figures 3-1 and 3-2).

TABLE 3-1:DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address
PIC16F/LF1826	2,048	07FFh
PIC16F/LF1827	4,096	0FFFh



3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

constants	
brw	;Add Index in W to
	;program counter to
	;select data
retlw DATA0	;Index0 data
retlw DATA1	;Index1 data
retlw DATA2	
retlw DATA3	
my_function	
; LOTS OF CODE	
movlw DATA_IN	DEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower 8 bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants RETLW DATA0 ;Index0 data RETLW DATA1 ;Index1 data RETLW DATA2 RETLW DATA3 my function ;... LOTS OF CODE ... MOVLW LOW constants MOVWF FSR1L MOVLW HIGH constants FSR1H MOVWF MOVIW 0[INDF1] ; THE PROGRAM MEMORY IS IN W

3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-3):

- 12 core registers
- · 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See **Section 3.5** "Indirect Addressing" for more information.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC16F/LF1826/27. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

Note: The core registers are the first 12 addresses of every data memory bank.

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- the Reset status

u = Bit is unchanged

'1' = Bit is set

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 3-1: STATUS: STATUS REGISTER

x = Bit is unknown

'0' = Bit is cleared

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 28.0 "Instruction Set Summary").

Note 1: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

-n/n = Value at POR and BOR/Value at all other Resets

q = Value depends on condition

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u
_	_	_	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-out bit
	 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-down bit
	 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Digit Borrow bit ⁽¹⁾
	 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit ⁽¹⁾
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

second operand.

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.


3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2** "**Linear Data Memory**" for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-3: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for the device family are as shown in Table 3-2.

TABLE 3-2: MEMORY MAP TABLES

Device	Banks	Table No.
PIC16F/LF1826/27	0-7	Table 3-3
	8-15	Table 3-4
	16-23	Table 3-5
	24-31	Table 3-6
	31	Table 3-7

TABL		IC16F	PIC16F/LF1826/27 MEMORY	MEM		3ANK	S 0-7								
ļ	BANK0		BANK1		BANK2		BANK3	i	BANK4		BANK5		BANK6		BANK7
4000	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSROL	084h	FSROL	104h	FSROL	184h	FSROL	204h	FSROL	284h	FSROL	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	HOASE	205h	FSR0H	285h	HOASE	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	H1735	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	ASB	208h	BSR	288h	ASB	308h	BSR	388h	BSR
4600	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch		30Ch		38Ch	
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	I	30Dh	I	38Dh	I
00Eh	I	08Eh	Ι	10Eh	-	18Eh	—	20Eh	I	28Eh	—	30Eh	I	38Eh	Ι
00Fh	I	08Fh	Ι	10Fh	Ι	18Fh	-	20Fh	Ι	28Fh	—	30Fh	I	38Fh	I
010h	Ι	000h	Ι	110h	—	190h	—	210h	Ι	290h	—	310h	Ι	390h	
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	CCPR3L ⁽¹⁾	391h	Ι
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	HYDRH	212h	SSP1ADD	292h	CCPR1H	312h	CCPR3H ⁽¹⁾	392h	I
013h	PIR3 ⁽¹⁾	093h	PIE3 ⁽¹⁾	113h	CM2CON0	193h	EEDATL	213h	SSP1MASK	293h	CCP1CON	313h	CCP3CON ⁽¹⁾	393h	I
014h	PIR4 ⁽¹⁾	094h	PIE4 ⁽¹⁾	114h	CM2CON1	194h	EEDATH	214h	SSP1STAT SSP1STAT	294h	PWM1CON	314h	I	394h	IOCBP
015h	TMR0	095h	OPTION	115h	CMOUT	195h	EECON1	215h	SSP1CON	295h	CCP1AS	315h	I	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSP1CON2	296h	PSTR1CON	316h	1	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	Ι	217h	SSP1CON3	297h	Ι	317h		397h	Ι
018h	T1CON	098h	OSCTUNE	118h	DACCOND	198h		218h		298h	CCPR2L ⁽¹⁾	318h	CCPR4L ⁽¹⁾	398h	
019h	T1GCON	4660	OSCCON	119h	DACCON1	199h	RCREG	219h	SSP2BUF ⁽¹⁾	299h	CCPR2H ⁽¹⁾	319h	CCPR4H ⁽¹⁾	399h	
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCONO	19Ah	TXREG	21Ah	SSP2ADD ⁽¹⁾	29Ah	CCP2CON ⁽¹⁾	31Ah	CCP4CON ⁽¹⁾	39Ah	CLKRCON
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh	SSP2MASK ⁽¹⁾	29Bh	PWM2CON ⁽¹⁾	31Bh		39Bh	
01Ch	T2CON	09Ch	ADRESH	11Ch		19Ch	SPBRGH	21Ch	SSP2STAT ⁽¹⁾	29Ch	CCP2AS ⁽¹⁾	31Ch	I	39Ch	MDCON
01Dh	Ι	09Dh	ADCON0	11Dh	APFCON0	19Dh	RCSTA	21Dh	SSP2CON ⁽¹⁾	29Dh	PSTR2CON ⁽¹⁾	31Dh	I	39Dh	MDSRC
01Eh	CPSCON0	09Eh	ADCON1	11Eh	APFCON1	19Eh	TXSTA	21Eh	SSP2CON2 ⁽¹⁾	29Eh	CCPTMRS ⁽¹⁾	31Eh	I	39Eh	MDCARL
01Fh	CPSCON1	09Fh	Ι	11Fh		19Fh	BAUDCON	21Fh	SSP2CON3 ⁽¹⁾	29Fh		31Fh	Ι	39Fh	MDCARH
020h		0A0h		120h		1A0h		220h	General	2A0h		320h		3A0h	
			General Purpose		General Purpose		General Purpose		Purpose Register 48 Rvtec ⁽¹⁾		Unimplemented		Unimplemented		Unimplemented
	General		Register		Register		Register		1 Inimulemented		Read as 'o'		Read as ' ₀ '		Read as '0'
06Fh	Purpose Register	0FFh	ou pyles	16Fh	ou pytes	1 FFh	ou bytes	26Fh	Read as '0'	2EFh		36Fh		3EFh	
070h	96 Bytes	OFON		170h		1F0h		270h		2F0h		370h		3F0h	
			Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	
Legend:		lemente	= Unimplemented data memory locations, read as '0'	cations,	read as '0'										

 $\ensuremath{\textcircled{}^{\odot}}$ 2009 Microchip Technology Inc.

PIC16F/LF1826/27

 Unimplemented data memory locations, read as 'o' Available only on PIC16F/LF1827. Legend: Note 1:

DS41391B-page 25

Altron Bulkit Autor Bulkit Bulkit </th <th>TABL</th> <th>TABLE 3-4: PI</th> <th>C16F,</th> <th>/LF1826/27</th> <th>MEMC</th> <th>PIC16F/LF1826/27 MEMORY MAP, BANKS 8-15</th> <th>ANKS</th> <th>8-15</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	TABL	TABLE 3-4: PI	C16F,	/LF1826/27	MEMC	PIC16F/LF1826/27 MEMORY MAP, BANKS 8-15	ANKS	8-15								
		BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
	400h	INDFO	480h	INDFO	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDFO	780h	INDF0
FR0. etcl. etcl. etcl. form FS0. etcl. FS0. form fS0.	401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
FNUL 61N FNUL 600 FSNUL 600 FSNUL 600 FSNUL 600 FSNUL 700 F	402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
Fishold 440 Fishold 640 Fishold 640 Fishold 640 Fishold 760 760 760 760 760 760 760 760 760 760 760 760 760 760 760 760 760 </td <td>403h</td> <td>STATUS</td> <td>483h</td> <td>STATUS</td> <td>503h</td> <td>STATUS</td> <td>583h</td> <td>STATUS</td> <td>603h</td> <td>STATUS</td> <td>683h</td> <td>STATUS</td> <td>703h</td> <td>STATUS</td> <td>783h</td> <td>STATUS</td>	403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
FSR(H) 480 FSR(H) 680 FSR(H) 680 FSR(H) 700 FSR(H) 700 FSR(H) 600 FSR(H) 600 FSR(H) 600 FSR(H) 700 FSR(H) 700 FSR(H) 700 RSR 400 FSR(H) 600 FSR(H) 600 FSR(H) 700 FSR(H) </td <td>404h</td> <td>FSR0L</td> <td>484h</td> <td>FSROL</td> <td>504h</td> <td>FSR0L</td> <td>584h</td> <td>FSR0L</td> <td>604h</td> <td>FSROL</td> <td>684h</td> <td>FSROL</td> <td>704h</td> <td>FSROL</td> <td>784h</td> <td>FSROL</td>	404h	FSR0L	484h	FSROL	504h	FSR0L	584h	FSR0L	604h	FSROL	684h	FSROL	704h	FSROL	784h	FSROL
	405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	HOAR
	406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
	407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
	408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
	409h	WREG	489h	WREG	509h	WREG	589h	WREG	6094	WREG	689h	WREG	709h	WREG	789h	WREG
	40Ah	PCLATH	48Ah		50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	40Bh	INTCON	48Bh		50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	40Ch	I	48Ch		50Ch	I	58Ch	1	60Ch	I	68Ch	I	70Ch	1	78Ch	I
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	400h	I	48Dh	1	5004	1	58Dh	I	4009	I	68Dh	1		1		1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $										I		I		I		I
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $																
	40Fh	I	48Fh	I	50Fh	I	58Fh	I	60Fh	1	68Fh	I	70Fh	1	78Fh	I
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	410h	I	490h	Ι	510h	I	590h	I	610h	I	690h	Ι	710h	I	790h	I
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	411h	I	491h	Ι	511h	Ι	591h	Ι	611h	Ι	691h	Ι	711h	Ι	791h	Ι
	412h		492h		512h	I	592h		612h		692h	I	712h	—	792h	I
	413h	I	493h	Ι	513h	Ι	593h	I	613h	Ι	693h	Ι	713h	I	793h	
	414h	I	494h	Ι	514h	Ι	594h	Ι	614h	Ι	694h	Ι	714h	Ι	794h	-
	415h	TMR4 ⁽¹⁾	495h	Ι	515h	I	595h		615h	I	695h		715h		795h	-
	416h	PR4 ⁽¹⁾	496h	I	516h	Ι	596h	Ι	616h	Ι	696h	Ι	716h	Ι	796h	Ι
	417h	T4CON ⁽¹⁾	497h	1	517h	1	597h	I	617h	I	697h	1	717h	1	797h	I
	418h	I	498h		518h	1	598h	1	618h	1	698h	1	718h	1	798h	1
	419h	I	499h		519h	Ι	599h	1	619h	I	4669	I	719h	I	799h	I
	41Ah	1	49Ah		51Ah	1	59Ah	1	61Ah	I	69Ah	1	71Ah	1	79Ah	1
TMR6 ⁽¹⁾ 360 610 610 710 710 710 710 710 710 710 710 710 710 710 710 710 710 710 710 710 720	41Bh	1	49Bh		51Bh	1	59Bh	1	61Bh	1	69Bh	1	71Bh	1	79Bh	1
	41Ch	TMR6 ⁽¹⁾	49Ch	1	51Ch	I	59Ch	I	61Ch	I	69Ch	I	71Ch	1	79Ch	I
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4114	PR6 ⁽¹⁾			AUDh		ADA		A1Dh		ADA		7104	I		I
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$													1 1			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	- - - -	1000	- 1 - 1 - 1													
4 A0h5 20h5 20h5 A0h7 20h7 20h7 20h7 20hUnimplementedUnimplementedUnimplementedUnimplemented $(1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,$	41FN	I	49Fh	I	51FN	I	59Fh	I	61FN	I	69Fh	I	/1Fh	I	/9Fh	I
Unimplemented Read as '0'Unimplemented Read as '0'Unimplemented Read as '0'Unimplemented Read as '0'Unimplemented Read as '0'Read as '0'4Eh66FhRead as '0'66Fh770h76FhAccesses570h570h560h670h670h770h770hAccesses70h - 7Fh70h - 7Fh70h - 7Fh70h - 7Fh70h - 7Fh70h - 7FhAFF70h - 7Fh670h670h670h70h - 7Fh70h - 7Fh70h - 7FhAccesses70h - 7Fh70h - 7Fh70h - 7Fh70h - 7Fh70h - 7Fh77h	420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
4 EF h 56F h 56F h 56F h 76F h 76 h		Unimplemented Read as 'o'		Unimplemented Read as '0'		Unimplemented Read as 'o'		Unimplemented Read as 'o'		Unimplemented Read as 'o'		Unimplemented Read as 'o'		Unimplemented Read as 'o'		Unimplemented Read as 'o'
4F0h 570h 570h 5F0h 5F0h 5F0h 5F0h 7F0h 770h 7F0h 7F1h 70h 7F1h 70h 7F1h 7	46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
AccessesAccessesAccessesAccessesAccessesAccessesAccesses70h - 7Fh70h - 7Fh70h - 7Fh70h - 7Fh70h - 7Fh70h - 7Fh4FFh57Fh5FFh67Fh67Fh67Fh77Fh77Fh	470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
4FFh 57Fh 5FFh 67Fh 6FFh 77Fh 77Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
	47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	

	BANK23	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON		I	I	I	1	1	I	I	I	I	I	I			l			I	1	1		Unimplemented Read as 'o'		Accesses 70h – 7Fh	
		B80h	B81h	B82h	B83h	B84h	B85h	B86h	B87h	B88h	B89h	B8Ah	B8Bh	B8Ch	B8Dh	B8Eh	B8Fh	B90h	B91h	B92h	B93h	B94h	B95h	B96h	B97h	B98h	H999h	B9Ah	B9Bh	B9Ch	B9Dh	B9Eh	B9Fh	BA0h		BEFh	BF0h	BFFh
	BANK22	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON		I	I	I	I	I	I	I	I	I	I	I						I	I	I		Unimplemented Read as 'o'		Accesses 70h – 7Fh	
		BOOh	B01h	B02h	B03h	B04h	B05h	BOGh	B07h	B08h	B09h	B0Ah	BOBh	B0Ch	B0Dh	BOEh	BOFh	B10h	B11h	B12h	B13h	B14h	B15h	B16h	B17h	B18h	B19h	B1Ah	B1Bh	B1Ch	B1Dh	B1Eh	B1Fh	B20h		B6Fh	B70h	B7Fh
	BANK21	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	Ι	Ι	Ι	Ι	I	I	I	Ι	I	Ι	I	Ι		-	—	—	—	Ι	I	I		Unimplemented Read as '0'		Accesses 70h – 7Fh	
		A80h	A81h	A82h	A83h	A84h	A85h	A86h	A87h	A88h	A89h	A8Ah	A8Bh	A8Ch	A8Dh	A8Eh	A8Fh	A90h	A91h	A92h	A93h	A94h	A95h	A96h	A97h	A98h	A99h	A9Ah	A9Bh	A9Ch	A9Dh	A9Eh	A9Fh	AA0h		AEFh	AF0h	AFFh
	BANK20	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON		I	I	I	I	I	I	I	I	I	I	I						I	I	I		Unimplemented Read as 'o'		Accesses 70h – 7Fh	
		A00h	A01h	A02h	A03h	A04h	A05h	A06h	A07h	A08h	A09h	A0Ah	A0Bh	A0Ch	A0Dh	AOEh	A0Fh	A10h	A11h	A12h	A13h	A14h	A15h	A16h	A17h	A18h	A19h	A1Ah	A1Bh	A1Ch	A1Dh	A1Eh	A1Fh	A20h		A6Fh	A70h	A7Fh
BANKS 16-23)	BANK19	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON		I	I	I	I	I	I	I	I	I	I	I			I			I	I	I		Unimplemented Read as 'o'		Accesses 70h – 7Fh	
ANK		980h	981h	982h	983h	984h	985h	986h	987h	988h	989h	98Ah	98Bh	98Ch	98Dh	98Eh	98Fh	4066	991h	992h	993h	994h	995h	996h	997h	998h	4666	99Ah	99Bh	99Ch	99Dh	99Eh	99Fh	9A0h		9EFh	9F0h	9FFh
MAP,	BANK18	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	—		Ι	Ι	I	I	I	I	Ι	Ι	Ι	Ι	-	—	-	—	—	Ι	I	I		Unimplemented Read as 'o'		Accesses 70h – 7Fh	
MEMO		4006	901h	902h	903h	904h	905h	906h	907h	908h	909h	90Ah	90Bh	90Ch	90Dh	90Eh	90Fh	910h	911h	912h	913h	914h	915h	916h	917h	918h	919h	91Ah	91Bh	91Ch	91Dh	91Eh	91Fh	920h		96Fh	4079	97Fh
PIC16F/LF1826/27 MEMORY	BANK17	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON			I	I	I	I	I	I	I	I	I	I			I			I	I	I		Unimplemented Read as 'o'		Accesses 70h – 7Fh	
C16F,		880h	881h	882h	883h	884h	885h	886h	887h	888h	889h	88Ah	88Bh	88Ch	88Dh	88Eh	88Fh	890h	891h	892h	893h	894h	895h	896h	897h	898h	899h	89Ah	89Bh	89Ch	89Dh	89Eh	89Fh	8A0h		8EFh	8F0h	8FFh
TABLE 3-5: PI	BANK16	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON		I	I	I	I	I	I	I	I	I	I	I						I	I	I		Unimplemented Read as 'o'		Accesses 70h – 7Fh	
TABL		800h	801h	802h	803h	804h	805h	806h	807h	808h	809h	80Ah	80Bh	80Ch	80Dh	80Eh	80Fh	810h	811h	812h	813h	814h	815h	816h	817h	818h	819h	81Ah	81Bh	81Ch	81Dh	81Eh	81Fh	820h		86Fh	870h	87Fh

© 2009 Microchip Technology Inc.

DS41391B-page 27

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
COOh	INDF0	C80h	INDF0	DOOh	INDF0	D80h	INDFO	Eooh	INDF0	E80h	1NDF0	FOOh	INDF0	F80h	INDFO
C01h	INDF1	C81h	INDF1	D01h	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
C02h	PCL	C82h	PCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	POL	F02h	PCL	F82h	PCL
C03h	STATUS	C83h	STATUS	D03h	SUTATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	1 STATUS
C04h	FSROL	C84h	FSROL	D04h	FSROL	D84h	FSROL	E04h	FSROL	E84h	FSROL	F04h	FSROL	F84h	FSROL
CO5h	FSR0H	C85h	FSR0H	D05h	FSROH	D85h	FSR0H	E05h	FSR0H	E85h	FSR0H	F05h	FSROH	F85h	FSROH
C06h	FSR1L	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h	FSR1H	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
C08h	BSR	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h	WREG	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
COAh	PCLATH	C8Ah	PCLATH	DOAh	PCLATH	D8Ah	PCLATH	EOAh	PCLATH	E8Ah	PCLATH	FOAh	PCLATH	F8Ah	n PCLATH
COBh	INTCON	C8Bh	INTCON	DOBh	INTCON	D8Bh	INTCON	EOBh	INTCON	E8Bh	INTCON	FOBh	INTCON	F8Bh	INTCON
COCh	1	C8Ch	I	DOCh	I	D8Ch	1	EOCh	I	E8Ch	1	FOCh		F8Ch	
CODh	I	C8Dh	I	DODh	1	D8Dh	1	EODh	I	E8Dh	1	FODh	ļ	F8Dh	
COEh	I	C8Eh	I	DOEh	I	D8Eh	1	EOEh	I	E8Eh	1	FOEh	1	F8Eh	
COFh	I	C8Fh	I	DOFh	I	D8Fh	I	EOFh	I	E8Fh	1	FOFh	Ι	F8Fh	
C10h	I	C90h	I	D10h	I	D90h	I	E10h	I	E90h	1	F10h	Ι	F90h	
C11h	I	C91h	Ι	D11h		D91h	I	E11h	I	E91h	I	F11h	Ι	F91h	
C12h	Ι	C92h	Ι	D12h	Ι	D92h	I	E12h	I	E92h	I	F12h	Ι	F92h	
C13h	Ι	C93h	Ι	D13h	-	D93h	Ι	E13h	Ι	E93h	Ι	F13h	Ι	F93h	
C14h	I	C94h	Ι	D14h	Ι	D94h	I	E14h	Ι	E94h	Ι	F14h	Ι	F94h	
C15h	I	C95h	I	D15h	Ι	D95h	I	E15h	Ι	E95h	I	F15h	Ι	F95h	
C16h	I	C96h	1	D16h		D96h		E16h		E96h		F16h		F96h	
C17h	I	C97h	1	D17h		D97h		E17h	I	E97h		F17h	I	F97h	
C18h		C98h	1	D18h		D98h	-	E18h	I	E98h		F18h	I	F98h	
C19h	I	C99h	1	D19h		D99h		E19h	I	E99h		F19h	I	F99h	
C1Ah	I	C9Ah	1	D1Ah		D9Ah		E1Ah	1	E9Ah		F1Ah		F9Ah	
C1Bh	I	C9Bh	1	D1Bh		D9Bh		E1Bh	1	E9Bh		F1Bh		F9Bh	
C1Ch	I	C9Ch	1	D1Ch		D9Ch	-	E1Ch	1	E9Ch		F1Ch		F9Ch	
C1Dh	I	C9Dh	Ι	D1Dh	Ι	D9Dh	I	E1Dh	I	E9Dh	I	F1Dh		F9Dh	
C1Eh	I	C9Eh	Ι	D1Eh	-	D9Eh		E1Eh	Ι	E9Eh	Ι	F1Eh	Ι	F9Eh	
C1Fh	I	C9Fh	Ι	D1Fh	Ι	D9Fh	I	E1Fh	I	E9Fh	Ι	F1Fh		F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as 'o'		Unimplemented Read as 'o'		Unimplemented Read as 'o'		Unimplemented Read as 'o'		Unimplemented Read as 'o'		See Table 3-7 for more information
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	5
C70h	Accesses	CFOh	Accesses	D70h	Accesses	DF0h	Accesses	E70h	Accesses	EF0h	Accesses	F70h		FFOh	Accesses
E P C	70h – 7Fh	CEEh C	70h – 7Fh	D7Fh	70h – 7Fh	DEFh	70h – 7Fh	E7Eh	70h – 7Fh	E F F h	70h – 7Fh	E7Eh	70h – 7Fh	H T T T T	-
		5													

DS41391B-page 28

© 2009 Microchip Technology Inc.

TABLE 3-7:PIC16F/LF1826/27 MEMORY
MAP, BANK 31

		Bank 31	
	FA0h		
		Unimplemented Read as '0'	
	FE3h		
	FE4h	STATUS_SHAD	
	FE5h	WREG_SHAD	
	FE6h	BSR_SHAD	
	FE7h	PCLATH_SHAD	
	FE8h	FSR0L_SHAD	
	FE9h	FSR0H_SHAD	
	FEAh	FSR1L_SHAD	
	FEBh	FSR1H_SHAD	
	FECh	—	
	FEDh	STKPTR	
	FEEh	TOSL	
	FEFh	TOSH	
Lege		= Unimplemented da read as '0'.	ta memory locations,

3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for the device family are as follows:

Device	Bank(s)	Page No.
	0	30
	1	31
	2	32
	3	33
	4	34
PIC16F/LF1826/27	5	35
	6	36
	7	37
	8	38
	9-30	39
	31	40

IABLE	<u> </u>			ILCIOI I			1			1	T
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 0											
000h ⁽²⁾	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0)L to address	data memory	,		XXXX XXXX	XXXX XXXX
001h ⁽²⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	,		XXXX XXXX	XXXX XXXX
002h ⁽²⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
003h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
004h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•			0000 0000	uuuu uuuu
005h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
006h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
007h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
008h ⁽²⁾	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
009h ⁽²⁾	WREG	Working Reg	ister		•		•		•	0000 0000	uuuu uuuu
00Ah ⁽²⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
00Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
00Ch	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx xxxx	xxxx xxxx
00Dh	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	xxxx xxxx
00Eh	_	Unimplement	ed		•	•	•			_	_
00Fh	_	Unimplement	ed							_	_
010h	_	Unimplement	ed							_	_
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF ⁽¹⁾	0000 00	0000 00
013h	PIR3 ⁽¹⁾	—	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	00 0-0-	00 0-0-
014h	PIR4 ⁽¹⁾	_	_	_	_	_	_	BCL2IF	SSP2IF	00	00
015h	TMR0	Timer0 Modu	le Register			•	•			xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Regi	ster for the Lea	ast Significant	Byte of the 16	6-bit TMR1 Re	egister			xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Regi	ster for the Mo	st Significant I	Byte of the 16	-bit TMR1 Re	gister			xxxx xxxx	uuuu uuuu
018h	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	—	TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer2 Modu	le Register			•	•			0000 0000	0000 0000
01Bh	PR2	Timer2 Perio	d Register							1111 1111	1111 1111
01Ch	T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
01Dh	—	Unimplement	ed		•					_	_
01Eh	CPSCON0	CPSON	_	_	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	0 0000	0 0000
01Fh	CPSCON1	_	_	_	_	CPSCH3	CPSCH2	CPSCH1	CPSCH0	0000	0000
المحممط						implemented					1

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 1											
080h ⁽²⁾	INDF0	Addressing th (not a physic		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
081h ⁽²⁾	INDF1	Addressing th (not a physic		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
082h ⁽²⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	yte					0000 0000	0000 0000
083h ⁽²⁾	STATUS	_	—	_	TO	PD	Z	DC	С	1 1000	q quuu
084h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•	•	•	0000 0000	uuuu uuuu
085h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
086h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
087h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
088h ⁽²⁾	BSR	—	—	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
089h ⁽²⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
08Ah ⁽²⁾	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
08Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
08Ch	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
08Dh	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
08Eh	_	Unimplement	ed			•	•	•	•	_	_
08Fh	_	Unimplement	ed							_	-
090h	_	Unimplement	ed							_	-
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE ⁽¹⁾	0000 00	0000 00
093h	PIE3 ⁽¹⁾	_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	00 0-0-	00 0-0-
094h	PIE4 ⁽¹⁾	_	_	_	_	_	_	BCL2IE	SSP2IE	00	00
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
0001	DOON					DMOL D	RI	POR	BOR		qq qquu
096h	PCON	STKOVF	STKUNF	—	—	RMCLR	RI	POR	DUK	00 11qq	- <u> </u>
096h 097h	WDTCON			— WDTPS4		WDTPS2	WDTPS1	WDTPS0	SWDTEN	01 0110	01 0110
								-	-		
097h	WDTCON	STKOVF — — SPLLEN	IRCF3			WDTPS2	WDTPS1	WDTPS0	SWDTEN	01 0110	01 0110
097h 098h	WDTCON OSCTUNE			TUN5	TUN4	WDTPS2 TUN3	WDTPS1	WDTPS0 TUN1	SWDTEN TUN0	01 0110 00 0000	01 0110 00 0000
097h 098h 099h	WDTCON OSCTUNE OSCCON	— — SPLLEN	— IRCF3 PLLR	TUN5 IRCF2	TUN4 IRCF1	WDTPS2 TUN3 IRCF0	WDTPS1 TUN2 —	WDTPS0 TUN1 SCS1	SWDTEN TUN0 SCS0	01 0110 00 0000 0011 1-00	01 0110 00 0000 0011 1-00
097h 098h 099h 09Ah	WDTCON OSCTUNE OSCCON OSCSTAT	— SPLLEN T1OSCR	— IRCF3 PLLR egister Low	TUN5 IRCF2	TUN4 IRCF1	WDTPS2 TUN3 IRCF0	WDTPS1 TUN2 —	WDTPS0 TUN1 SCS1	SWDTEN TUN0 SCS0	01 0110 00 0000 0011 1-00 10q0 0q00	01 0110 00 0000 0011 1-00 qqqq qq0q
097h 098h 099h 09Ah 09Bh	WDTCON OSCTUNE OSCCON OSCSTAT ADRESL	— SPLLEN T1OSCR A/D Result R	— IRCF3 PLLR egister Low	TUN5 IRCF2	TUN4 IRCF1	WDTPS2 TUN3 IRCF0	WDTPS1 TUN2 —	WDTPS0 TUN1 SCS1	SWDTEN TUN0 SCS0	01 0110 00 0000 0011 1-00 10q0 0q00 xxxx xxxx	01 0110 00 0000 0011 1-00 qqqq qq0q uuuu uuuu
097h 098h 099h 09Ah 09Bh 09Ch	WDTCON OSCTUNE OSCCON OSCSTAT ADRESL ADRESH	— SPLLEN T1OSCR A/D Result R	— IRCF3 PLLR egister Low egister High	TUN5 IRCF2 OSTS	TUN4 IRCF1 HFIOFR	WDTPS2 TUN3 IRCF0 HFIOFL	WDTPS1 TUN2 — MFIOFR	WDTPS0 TUN1 SCS1 LFIOFR	SWDTEN TUN0 SCS0 HFIOFS	01 0110 00 0000 0011 1-00 10q0 0q00 xxxx xxxx xxxx xxxx	01 0110 00 0000 0011 1-00 qqqq qq0q uuuu uuuu uuuu uuuu

TABLE 3-8:	SPECIAL FUNCTION REGISTER SUMMARY	
	OF EGIAE FOR OTHER COMMERCE	£

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
INDF0			es contents of	FSR0H/FSR0)L to address	data memory			xxxx xxxx	xxxx xxxx
INDF1	0		es contents of	FSR1H/FSR1	L to address	data memory			XXXX XXXX	XXXX XXXX
PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
BSR	_	_	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
WREG	Working Reg	ister							0000 0000	uuuu uuuu
PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
LATA	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	xx-x xxxx	uu-u uuuu
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx xxxx	uuuu uuuu
_	Unimplement	ed		•	•				_	_
_	Unimplement	ed							_	_
—	Unimplement	ed							_	_
CM1CON0	C10N	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NCH1	C1NCH0	000000	000000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	_	C2NCH1	C2NCH0	000000	000000
CMOUT	_	_	_	_	_		MC2OUT	MC1OUT	00	00
BORCON	SBOREN	_	_	_	_		_	BORRDY	1q	uu
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	0qrr 0000	0qrr 0000
DACCON0	DACEN	DACLPS	DACOE		DACPSS1	DACPSS0		DACNSS	000- 00-0	000- 00-0
DACCON1				DACR4	DACR3	DACR2	DACR1	DACR0	0 0000	0 0000
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
—	Unimplement	ed							—	_
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	0000 0000	0000 0000
APFCON1								TXCKSEL	0	0
	Unimplement							1		
	INDF0 INDF1 PCL STATUS FSR0L FSR0H FSR1L FSR1H BSR WREG PCLATH INTCON LATA LATB	INDF0Addressing tr (not a physic)INDF1Addressing tr (not a physic)PCLProgram CouSTATUS—FSR0LIndirect DataFSR0LIndirect DataFSR1LIndirect DataFSR1LIndirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1Indirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1Indirect DataFSR1Indirect DataFSR1Indirect DataFSR1UnimplementUnimplementUnimplement-UnimplementCM1CON1C11NTPCM2CON0C20NCM2CON1C21NTPCM0UT—BORCONSBORENFVRCONFVRENDACCON0DACENDACCON1SRCON1SRSPE-UnimplementAPFCON1	INDF0Addressing this location use (not a physical register)INDF1Addressing this location use (not a physical register)PCLProgram Couter (PC) LeaseSTATUS—FSR0LIndirect Data Memory Addre FSR1LIndirect Data Memory Addre 	INDF0Addressing this location uses contents of (not a physical register)INDF1Addressing this location uses contents of (not a physical register)PCLProgram Counter (PC) Least Significant BSTATUS——FSR0LIndirect Data Memory Address 0 Low PoilFSR0LIndirect Data Memory Address 0 Low PoilFSR1LIndirect Data Memory Address 0 High PoilFSR1LIndirect Data Memory Address 1 Low PoilFSR1LIndirect Data Memory Address 1 High PoilFSR1HIndirect Data Memory Address 1 High PoilBSR——WREGWorking RegisterPCLATH—WREGWorking RegisterPCLATH_UnimplementerTMROIELATBLATB7LATBLATB7LATBLATB7LATBLATB7CM1CON0C10NC10UTC10ECM1CON1C1INTPC1INTNC1PCH1CM2CON1C2INTPC2INTNC2PCH1CM0UT—MREGSBORENMORCONSBORENMACCON0CACN1CACON1C1NCLPSDACOEDACCON1SRSPESRCON1SRSPESRCON1S	INDF0 Addressing this location uses contents of FSR0H/FSR0 (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1 (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO FSR0L Indirect Data Memory Address 0 Low Pointer FSR0L Indirect Data Memory Address 0 High Pointer FSR1L Indirect Data Memory Address 0 High Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 High Pointer FSR1L Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer	INDF0 Addressing this location uses contents of FSR0H/FSR0L to address (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR0L to address (not a physical register) PCL Program Courter (PC) Least Significant Byte STATUS — — TO PD FSR0L Indirect Data Memory Address 0 Low Pointer FSR0L Indirect Data Memory Address 0 High Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR — — PCLATH — Write Buffer for the upper 7 bits of the Program Counter INTCON GIE PEIE TMR0IE INTE IOCIE LATA LATA7 LATA6 IATB LATB7 LATB6 LATB LATB6 LATB5 INTE Unimplemented — Unimplemented — Unimplemented — Unimplemented — Unimplemented — <td>INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD Z FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 0 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer BSR2 WREG Working Register PCLATH — — — BSR4 BSR3 BSR2 WREG Working Register Write Buffer for the upper 7 bits of the Program Counter INTE IOCIE TMR0IF LATA LATA7 LAT66 — LATA4 LATA3 LATA2 LATB LATB7 LAT66 — LATA4 LATB3 LATB2</td> <td>INDF0 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD Z DC FSR0L Indirect Data Memory Address 0 High Pointer FSR1L Indirect Data Memory Address 1 High Pointer FSR1L Indirect Data Memory Address 1 High Pointer SR3 BSR3 BSR2 BSR1 BSR More Moritag Register — — — BSR3 BSR2 BSR1 VREG Working Register PEIE TMR0IE INTE IOCIE TMR0IF INTF LATA LATA7 LATA6 — LATA4 LATA3 LATA2 LATA1 LATB LATB7 LATB6 LATB4 LATB3 LATB2 LATB1 — Unimplemented — Unimplemented </td> <td>INDF0Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)INDF1Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)PCLProgram Couter (PC) Least Significant BytePCLProgram Couter (PC) Least Significant ByteSTATUS——ToPDZDCCCFSR0LIndirect Data Memory Address 0 Low PointerFSR0LIndirect Data Memory Address 0 Low PointerFSR0LIndirect Data Memory Address 0 High PointerFSR1HIndirect Data Memory Address 0 High PointerFSR1HIndirect Data Memory Address 1 High PointerPCLATH——VICATHLATASLATALATALATALATA<</td> <td>INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) xxxxx INDF1 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) xxxxx PCL Program Courter (PC) Least Significant Byte yxxxx xxxxx PCL Program Courter (PC) Least Significant Byte yxxxx xxxx STATUS — — — TO PD Z DC C 1 1000 FSR0H Indirect Data Memory Address 0 Low Pointer Universite Stata memory Address 0 Low Pointer 0000 0000 FSR1L Indirect Data Memory Address 1 Low Pointer Universite Stata Memory Address 0 Low Pointer 0000 0000 FSR1H Indirect Data Memory Address 1 High Pointer Universite Stata Memory Address 0 Low Pointer 0000 0000 FSR1H Indirect Data Memory Address 1 Low Pointer Universite Stata Memory Address 0 Low Pointer 0000 0000 FSR1H Indirect Data Memory Address 1 High Pointer Universite Stata Memory Address 0 Low Pointer 0000 0000 PCLATH — — Maree Baf</td>	INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD Z FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 0 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer BSR2 WREG Working Register PCLATH — — — BSR4 BSR3 BSR2 WREG Working Register Write Buffer for the upper 7 bits of the Program Counter INTE IOCIE TMR0IF LATA LATA7 LAT66 — LATA4 LATA3 LATA2 LATB LATB7 LAT66 — LATA4 LATB3 LATB2	INDF0 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD Z DC FSR0L Indirect Data Memory Address 0 High Pointer FSR1L Indirect Data Memory Address 1 High Pointer FSR1L Indirect Data Memory Address 1 High Pointer SR3 BSR3 BSR2 BSR1 BSR More Moritag Register — — — BSR3 BSR2 BSR1 VREG Working Register PEIE TMR0IE INTE IOCIE TMR0IF INTF LATA LATA7 LATA6 — LATA4 LATA3 LATA2 LATA1 LATB LATB7 LATB6 LATB4 LATB3 LATB2 LATB1 — Unimplemented — Unimplemented	INDF0Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)INDF1Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)PCLProgram Couter (PC) Least Significant BytePCLProgram Couter (PC) Least Significant ByteSTATUS——ToPDZDCCCFSR0LIndirect Data Memory Address 0 Low PointerFSR0LIndirect Data Memory Address 0 Low PointerFSR0LIndirect Data Memory Address 0 High PointerFSR1HIndirect Data Memory Address 0 High PointerFSR1HIndirect Data Memory Address 1 High PointerPCLATH——VICATHLATASLATALATALATALATA<	INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) xxxxx INDF1 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) xxxxx PCL Program Courter (PC) Least Significant Byte yxxxx xxxxx PCL Program Courter (PC) Least Significant Byte yxxxx xxxx STATUS — — — TO PD Z DC C 1 1000 FSR0H Indirect Data Memory Address 0 Low Pointer Universite Stata memory Address 0 Low Pointer 0000 0000 FSR1L Indirect Data Memory Address 1 Low Pointer Universite Stata Memory Address 0 Low Pointer 0000 0000 FSR1H Indirect Data Memory Address 1 High Pointer Universite Stata Memory Address 0 Low Pointer 0000 0000 FSR1H Indirect Data Memory Address 1 Low Pointer Universite Stata Memory Address 0 Low Pointer 0000 0000 FSR1H Indirect Data Memory Address 1 High Pointer Universite Stata Memory Address 0 Low Pointer 0000 0000 PCLATH — — Maree Baf

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) TABLE 3-8

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 3											
180h ⁽²⁾	INDF0	Addressing th (not a physic		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	XXXX XXXX
181h ⁽²⁾	INDF1	Addressing the (not a physic)		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
182h ⁽²⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	lyte					0000 0000	0000 0000
183h ⁽²⁾	STATUS	—	—	_	TO	PD	Z	DC	С	1 1000	q quuu
184h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•	•	•	0000 0000	uuuu uuuu
185h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
186h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
187h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
188h ⁽²⁾	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
189h ⁽²⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
18Ah ⁽²⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
18Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
18Ch	ANSELA	_	_	_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1 1111	1 1111
18Dh	ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	1111 111-	1111 111-
18Eh	_	Unimplement	ed					•		_	_
18Fh	_	Unimplement	ed							_	_
190h	_	Unimplement	ed							_	_
191h	EEADRL	EEPROM / P	rogram Memo	ry Address Re	gister Low By	te				0000 0000	0000 0000
192h	EEADRH	_	EEPROM / P	rogram Memo	ry Address Re	gister High B	yte			-000 0000	-000 0000
193h	EEDATL	EEPROM / P	rogram Memo	ry Read Data	Register Low	Byte				XXXX XXXX	uuuu uuuu
194h	EEDATH	_	_	EEPROM / PI	ogram Memo	ry Read Data	Register Hig	jh Byte		xx xxxx	uu uuuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	0000 q000
196h	EECON2	EEPROM co	ntrol register 2							0000 0000	0000 0000
197h	_	Unimplement	ed							_	_
198h	_	Unimplement	ed							_	_
199h	RCREG	USART Rece	eive Data Regi	ster						0000 0000	0000 0000
19Ah	TXREG	USART Trans	smit Data Reg	ister						0000 0000	0000 0000
19Bh	SPBRGL	Baud Rate G	enerator Data	Register Low						0000 0000	0000 0000
19Ch	SPBRGH	Baud Rate G	enerator Data	Register High						0000 0000	0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
		-									

TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 4											
200h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)									xxxx xxxx
201h ⁽²⁾	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)									XXXX XXXX
202h ⁽²⁾	PCL	Program Counter (PC) Least Significant Byte									0000 0000
203h ⁽²⁾	STATUS	—	_	—	TO	PD	Z	DC	С	1 1000	q quuu
204h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
205h ⁽²⁾	FSR0H	Indirect Data Memory Address 0 High Pointer								0000 0000	0000 0000
206h ⁽²⁾	FSR1L	Indirect Data Memory Address 1 Low Pointer									uuuu uuuu
207h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
208h ⁽²⁾	BSR	_	_	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
209h ⁽²⁾	WREG	Working Register								0000 0000	uuuu uuuu
20Ah ⁽²⁾	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
20Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
20Ch	WPUA	—	—	WPUA5	—	—	—	—	_	1	1
20Dh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
20Eh	_	Unimplement	ed							_	—
20Fh	—	Unimplement	ed							_	_
210h	_	Unimplement	ed							_	—
211h	SSP1BUF	Synchronous	Serial Port Re	eceive Buffer/T	ransmit Regis	ter				xxxx xxxx	uuuu uuuu
212h	SSP1ADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	0000 0000	0000 0000
213h	SSP1MSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	1111 1111
214h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
216h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h	—	Unimplemented								_	_
219h	SSP2BUF ⁽¹⁾	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu
21Ah	SSP2ADD ⁽¹⁾	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	0000 0000	0000 0000
21Bh	SSP2MSK ⁽¹⁾	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	1111 1111
21Ch	SSP2STAT ⁽¹⁾	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
21Dh	SSP2CON1 ⁽¹⁾	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
	(1)		10/0717	AGUET		DOEN	DEN	DOEN		1	
21Eh	SSP2CON2 ⁽¹⁾	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) TABLE 3-8

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note 1:
 PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 5											
280h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)									xxxx xxxx
281h ⁽²⁾	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)									xxxx xxxx
282h ⁽²⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
283h ⁽²⁾	STATUS	—	_	_	TO	PD	Z	DC	С	1 1000	q quuu
284h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter		•		•	0000 0000	uuuu uuuu
285h ⁽²⁾	FSR0H	Indirect Data Memory Address 0 High Pointer								0000 0000	0000 0000
286h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
287h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
288h ⁽²⁾	BSR	—	—	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
289h ⁽²⁾	WREG	Working Register								0000 0000	uuuu uuuu
28Ah ⁽²⁾	PCLATH	Write Buffer for the upper 7 bits of the Program Counter								-000 0000	-000 0000
28Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
28Ch	_	Unimplemented								_	—
28Dh	—	Unimplemented									_
28Eh	—	Unimplemented									_
28Fh	—	Unimplement	ed							_	_
290h	_	Unimplement	ed							_	_
291h	CCPR1L	Capture/Com	pare/PWM Re	egister 1 (LSB))					xxxx xxxx	uuuu uuuu
292h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)								xxxx xxxx	uuuu uuuu
293h	CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
294h	PWM1CON	P1RSEN	P1DC6	P1DC5	P1DC4	P1DC3	P1DC2	P1DC1	P1DC0	0000 0000	0000 0000
295h	CCP1AS	CCP1ASE	CCP1AS2	CCP1AS1	CCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0	0000 0000	0000 0000
296h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 0001
297h	_	Unimplemented								_	_
298h	CCPR2L ⁽¹⁾	Capture/Compare/PWM Register 2 (LSB)							xxxx xxxx	uuuu uuuu	
299h	CCPR2H ⁽¹⁾	Capture/Compare/PWM Register 2 (MSB)							xxxx xxxx	uuuu uuuu	
29Ah	CCP2CON ⁽¹⁾	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	0000 0000	0000 0000
29Bh	PWM2CON ⁽¹⁾	P2RSEN	P2DC6	P2DC5	P2DC4	P2DC3	P2DC2	P2DC1	P2DC0	0000 0000	0000 0000
29Ch	CCP2AS ⁽¹⁾	CCP2ASE	CCP2AS2	CCP2AS1	CCP2AS0	PSS2AC1	PSS2AC0	PSS2BD1	PSS2BD0	0000 0000	0000 0000
29Dh	PSTR2CON ⁽¹⁾	—	—	—	STR2SYNC	STR2D	STR2C	STR2B	STR2A	0 0001	0 0001
29Eh	CCPTMRS ⁽¹⁾	C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	0000 0000	0000 0000
29Fh		Unimplemented								l	

TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend:x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved.
Shaded locations are unimplemented, read as '0'.Note1:PIC16F/LF1827 only.2:These registers can be addressed from any bank.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								XXXX XXXX	xxxx xxxx
INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)								XXXX XXXX	XXXX XXXX
PCL	Program Counter (PC) Least Significant Byte									0000 0000
STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
BSR	_	_	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
WREG	Working Reg	ister							0000 0000	uuuu uuuu
PCLATH									-000 0000	-000 0000
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
—									_	_
_	Unimplemented								_	_
_	Unimplemented								_	_
_									_	_
_	Unimplement	ed							_	_
CCPR3L ⁽¹⁾									xxxx xxxx	uuuu uuuu
CCPR3H ⁽¹⁾									xxxx xxxx	uuuu uuuu
		_	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 0000	00 0000
—									_	_
_	Unimplemented								_	_
_	Unimplemented								_	_
_	Unimplemented							_	_	
CCPR4L ⁽¹⁾	Capture/Compare/PWM Register 4 (LSB)							xxxx xxxx	uuuu uuuu	
CCPR4H ⁽¹⁾								xxxx xxxx	uuuu uuuu	
CCP4CON ⁽¹⁾		_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 0000	00 0000
_	Unimplement	ed				1	1		_	—
_									_	_
_	•								_	_
_	Unimplemented								_	_
	INDF0 INDF1 PCL STATUS FSR0L FSR0H FSR1H BSR WREG PCLATH INTCON 	INDF0 Addressing tr (not a physical Addressing tr (not a physical PCL PCL Program Coult STATUS PCL Program Coult STATUS FSR0L Indirect Data FSR0L Indirect Data FSR1L Indirect Data FSR1L Indirect Data FSR1H Indirect Data FSR1H Indirect Data PCLATH — UNIMPlement — — UNIMPlement — <td< td=""><td>INDF0 Addressing this location used (not a physical register) INDF1 Addressing this location used (not a physical register) PCL Program Counter (PC) Lease (PC) STATUS — — FSR0L Indirect Data Memory Addres FSR0H Indirect Data Memory Addres FSR1L Indirect Data Memory Addres FSR1L Indirect Data Memory Addres FSR1L Indirect Data Memory Addres FSR1H Indirect Data Memory Addres BSR — — WREG Working Register PCLATH — Write Buffer fr INTCON GIE PEIE — Unimplemented — —<</td><td>INDF0 Addressing this location uses contents of (not a physical register) INDF1 Addressing this location uses contents of (not a physical register) PCL Program Counter (PC) Least Significant B STATUS — — FSR0L Indirect Data Memory Address 0 Low Poi FSR0L Indirect Data Memory Address 0 Liow Poi FSR0H Indirect Data Memory Address 1 High Po FSR1L Indirect Data Memory Address 1 High Po FSR1L Indirect Data Memory Address 1 High Po BSR — — VREG Working Register PCLATH — Write Buffer for the upper 7 INTCON GIE PEIE TMROIE — Unimplemented — — — Unimplemented — — — Unimplemented — — — Unimplemented — — — — — DC3B1 — Unimplemented — — — Unimplemented — — — Unimplemented — — <</td><td>INDF0 Addressing this location uses contents of FSR0H/FSR0 (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1 (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — FSR0L Indirect Data Memory Address 0 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 Low Pointer U</td><td>INDF0 Addressing this location uses contents of FSR0H/FSR0L to address (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR3 WREG Working Register PCLATH — — Mrite Buffer for the upper 7 bits of the Program Counter INTE INTCON GIE PEIE TMR0IE INTE IOCIE — Unimplemented </td><td>INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — PCL Program Counter (PC) Least Significant Byte STATUS — — FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer BSR — — PCLATH Write Buffer for the upper 7 bits of the Program Counter INTCON GIE PEIE TMR0IE INTE IOCIE Miniplemented — — — Unimplemented — — Unimplemented — — Unimplemented — — Unimplemented — —</td><td>INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD Z DC FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 0 High Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR — — BSR1 WREG Working Register — — BSR1 BSR1 INTE INTE PCLATH — Write Buffer for the upper 7 bits of the Program Counter INTE INTE INTCON GIE PEIE TMR0IE INTE IOCIE TMR0IF INTE — Unimplemented — — Unimplemented </td><td>INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — PCL Program Counter (PC) Least Significant Byte STATUS — — Indirect Data Memory Address 0 Low Pointer FSR0H FSR0L Indirect Data Memory Address 0 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR — — PCLATH — Write Buffer for the upper 7 bits of the Program Counter INTCON GIE PEIE TMR0IE INTE IOCIE TMR0IF INTE — Unimplemented — — Unimplemented — — — — — — — — — — — — … … … … … … … … … … … … … … … …</td><td>Name Bit 7 Bit 5 Bit 3 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) xxxxx xxxx xxxx xxxx xxxxx xxxxx xxxx xxxx xx</td></td<>	INDF0 Addressing this location used (not a physical register) INDF1 Addressing this location used (not a physical register) PCL Program Counter (PC) Lease (PC) STATUS — — FSR0L Indirect Data Memory Addres FSR0H Indirect Data Memory Addres FSR1L Indirect Data Memory Addres FSR1L Indirect Data Memory Addres FSR1L Indirect Data Memory Addres FSR1H Indirect Data Memory Addres BSR — — WREG Working Register PCLATH — Write Buffer fr INTCON GIE PEIE — Unimplemented — —<	INDF0 Addressing this location uses contents of (not a physical register) INDF1 Addressing this location uses contents of (not a physical register) PCL Program Counter (PC) Least Significant B STATUS — — FSR0L Indirect Data Memory Address 0 Low Poi FSR0L Indirect Data Memory Address 0 Liow Poi FSR0H Indirect Data Memory Address 1 High Po FSR1L Indirect Data Memory Address 1 High Po FSR1L Indirect Data Memory Address 1 High Po BSR — — VREG Working Register PCLATH — Write Buffer for the upper 7 INTCON GIE PEIE TMROIE — Unimplemented — — — Unimplemented — — — Unimplemented — — — Unimplemented — — — — — DC3B1 — Unimplemented — — — Unimplemented — — — Unimplemented — — <	INDF0 Addressing this location uses contents of FSR0H/FSR0 (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1 (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — FSR0L Indirect Data Memory Address 0 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 Low Pointer U	INDF0 Addressing this location uses contents of FSR0H/FSR0L to address (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR3 WREG Working Register PCLATH — — Mrite Buffer for the upper 7 bits of the Program Counter INTE INTCON GIE PEIE TMR0IE INTE IOCIE — Unimplemented	INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — PCL Program Counter (PC) Least Significant Byte STATUS — — FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer BSR — — PCLATH Write Buffer for the upper 7 bits of the Program Counter INTCON GIE PEIE TMR0IE INTE IOCIE Miniplemented — — — Unimplemented — — Unimplemented — — Unimplemented — — Unimplemented — —	INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD Z DC FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 0 High Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR — — BSR1 WREG Working Register — — BSR1 BSR1 INTE INTE PCLATH — Write Buffer for the upper 7 bits of the Program Counter INTE INTE INTCON GIE PEIE TMR0IE INTE IOCIE TMR0IF INTE — Unimplemented — — Unimplemented	INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — PCL Program Counter (PC) Least Significant Byte STATUS — — Indirect Data Memory Address 0 Low Pointer FSR0H FSR0L Indirect Data Memory Address 0 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR — — PCLATH — Write Buffer for the upper 7 bits of the Program Counter INTCON GIE PEIE TMR0IE INTE IOCIE TMR0IF INTE — Unimplemented — — Unimplemented — — — — — — — — — — — — … … … … … … … … … … … … … … … …	Name Bit 7 Bit 5 Bit 3 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) xxxxx xxxx xxxx xxxx xxxxx xxxxx xxxx xxxx xx

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) TABLE 3-8

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 7											
380h ⁽²⁾	INDF0		Addressing this location uses contents of FSR0H/FSR0L to address data memory not a physical register)						xxxx xxxx	xxxx xxxx	
381h ⁽²⁾	INDF1	Addressing th (not a physica		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
382h ⁽²⁾	PCL	Program Cou	nter (PC) Lea	st Significant B	yte					0000 0000	0000 0000
383h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
384h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•			0000 0000	uuuu uuuu
385h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
386h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
387h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
388h ⁽²⁾	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
389h ⁽²⁾	WREG	Working Regi	ster							0000 0000	uuuu uuuu
38Ah ⁽²⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
38Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
38Ch	—	Unimplement	ed							_	—
38Dh	—	Unimplement	Unimplemented					_	—		
38Eh	—	Unimplement	Unimplemented						_	—	
38Fh	—	Unimplement	ed							_	—
390h	—	Unimplement	ed							_	—
391h	—	Unimplement	ed							_	—
392h	—	Unimplement	ed							_	—
393h	—	Unimplement	ed							_	—
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	0000 0000	0000 0000
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	0000 0000	0000 0000
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000
397h	—	Unimplement	ed			•	•	•		_	_
398h	—	Unimplement	ed							_	_
399h	—	Unimplement	ed							_	_
39Ah	CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRDC1	CLKRDC0	CLKRDIV2	CLKRDIV1	CLKRDIV0	0011 0000	0011 0000
39Bh	—	Unimplement	ed							—	—
39Ch	MDCON	MDEN	MDOE	MDSLR	MDOPOL	_	_	—	MDBIT	00100	00100
39Dh	MDSRC	MDMSODIS	—	—	—	MDMS3	MDMS2	MDMS1	MDMS0	x xxxx	u uuuu
39Eh	MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	—	MDCL3	MDCL2	MDCL1	MDCL0	xxx- xxxx	uuu- uuuu
39Fh	MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC		MDCH3	MDCH2	MDCH1	MDCH0	xxx- xxxx	uuu- uuuu

TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 8											
400h ⁽²⁾	INDF0		Addressing this location uses contents of FSR0H/FSR0L to address data memory not a physical register)					XXXX XXXX	XXXX XXXX		
401h ⁽²⁾	INDF1	Addressing the (not a physic)	his location use al register)	es contents of	FSR1H/FSR1	L to address of	data memory	/		XXXX XXXX	XXXX XXXX
402h ⁽²⁾	PCL	Program Cou	unter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
403h ⁽²⁾	STATUS	_	—	—	TO	PD	Z	DC	С	1 1000	q quuu
404h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
405h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
406h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
407h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
408h ⁽²⁾	BSR	—	_	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
409h ⁽²⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
40Ah ⁽²⁾	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
40Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
40Ch	_	Unimplement	ted		•	•				_	
40Dh	_	Unimplement	Unimplemented					_			
40Eh	_	Unimplement	Unimplemented					_			
40Fh	_	Unimplement	ted							_	—
410h	_	Unimplement	ted							_	
411h	_	Unimplement	ted							_	
412h	_	Unimplement	ted							_	—
413h	_	Unimplement	ted							_	—
414h	_	Unimplement	ted							_	—
415h	TMR4 ⁽¹⁾	Timer4 Modu	le Register							0000 0000	0000 0000
416h	PR4 ⁽¹⁾	Timer4 Perio	d Register							1111 1111	1111 1111
417h	T4CON ⁽¹⁾	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0000	-000 0000
418h	_	Unimplement	ted							_	—
419h	_	Unimplement	ted							_	_
41Ah	_	Unimplement	ted							_	_
41Bh	—	Unimplement	ted							_	_
41Ch	TMR6 ⁽¹⁾	Timer6 Modu	le Register							0000 0000	0000 0000
41Dh	PR6 ⁽¹⁾	Timer6 Perio	d Register							1111 1111	1111 1111
41Eh	T6CON ⁽¹⁾	_	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	-000 0000	-000 0000
		Unimplement									

TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 Legend: x = unknown, u = unchanged, q = value depends on c Shaded locations are unimplemented, read as '0'.
 Note 1: PIC16F/LF1827 only.
 2: These registers can be addressed from any bank. on, unimplemented, r reservea.

<u>3-0.</u> 3							ן ש			-
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Banks 9-30										
INDF0								XXXX XXXX	XXXX XXXX	
INDF1			es contents of	FSR1H/FSR1	IL to address	data memory	/		XXXX XXXX	XXXX XXXX
PCL	Program Cou	inter (PC) Lea	st Significant B	Syte					0000 0000	0000 0000
STATUS	—	_	_	TO	PD	Z	DC	С	1 1000	q quuu
FSR0L	Indirect Data	Indirect Data Memory Address 0 Low Pointer						0000 0000	uuuu uuuu	
FSR0H	Indirect Data	Indirect Data Memory Address 0 High Pointer					0000 0000	0000 0000		
FSR1L	Indirect Data	Indirect Data Memory Address 1 Low Pointer					0000 0000	uuuu uuuu		
FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
BSR	—	—	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
WREG	Working Reg	ister		•		•	•	•	0000 0000	uuuu uuuu
PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
_	Unimplement	ed							-	-
	Name -30 INDF0 INDF1 PCL STATUS FSR0L FSR0L FSR0H FSR1L FSR1H BSR WREG PCLATH INTCON	Name Bit 7 -30 Addressing tr (not a physica) INDF0 Addressing tr (not a physica) INDF1 Addressing tr (not a physica) PCL Program Cou STATUS — FSR0L Indirect Data FSR1L Indirect Data FSR1H Indirect Data BSR — WREG Working Reg PCLATH — INTCON GIE	Name Bit 7 Bit 6 -30 Addressing this location us (not a physical register) INDF0 Addressing this location us (not a physical register) INDF1 Addressing this location us (not a physical register) PCL Program Counter (PC) Lea STATUS — FSR0L Indirect Data Memory Addr FSR0H Indirect Data Memory Addr FSR1L Indirect Data Memory Addr FSR1H Indirect Data Memory Addr BSR — WREG Working Register PCLATH — Write Buffer f INTCON GIE	Name Bit 7 Bit 6 Bit 5 -30 <	Name Bit 7 Bit 6 Bit 5 Bit 4 -30 Addressing this location uses contents of FSR0H/FSR0 (not a physical register) INDF0 Addressing this location uses contents of FSR0H/FSR0 (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1 (not a physical register) PCL PCL Program Counter (PC) Least Significant Byte STATUS — — TO FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR — — — BSR4 WREG Working Register BSR4 Write Buffer for the upper 7 bits of the Profilt INTCON GIE PEIE TMR0IE INTE	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 -30 INDF0 Addressing this location uses contents of FSR0H/FSR0L to address (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 1 Low Pointer FSR1L Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR — — — BSR4 BSR3 WREG Working Register Write Buffer for the upper 7 bits of the Program Counter INTCON GIE PEIE TMR0IE INTE IOCIE	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 -30 INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — — TO PD Z FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer BSR — — BSR4 BSR3 BSR2 WREG Working Register PCLATH — Write Buffer for the upper 7 bits of the Program Counter INTCON GIE PEIE TMR0IE INTE IOCIE TMR0IF	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 -30 INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) PCL Program Counter (PC) Least Significant Byte STATUS — — TO PD Z DC FSR0L Indirect Data Memory Address 0 Low Pointer FSR0H Indirect Data Memory Address 1 Low Pointer FSR1H Indirect Data Memory Address 1 High Pointer FSR1L Indirect Data Memory Address 1 High Pointer FSR1H BSR — — — BSR4 BSR3 BSR2 BSR1 WREG Working Register PCLATH — Write Buffer for the upper 7 bits of the Program Counter INTF INTF	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 -30 -30 INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on: POR, BOR 30 INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) xxxx xxxx INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register) xxxx xxxx PCL Program Counter (PC) Least Significant Byte 0000 0000 STATUS — — — TO PD Z DC C 1 1000 FSR0L Indirect Data Memory Address 0 Low Pointer 0000 0000 0000 0000 0000 FSR0H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000 0000 FSR1H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000 0000 0000 FSR1H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000 0000 0000 BSR — — — BSR4 BSR3 BSR2 BSR1 BSR0 0 0000 WREG Working Register 0000 0000 <

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-8:**

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

© 2009 Microchip Technology Inc.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 31											163613
F80h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)							xxxx xxxx	xxxx xxxx	
F81h ⁽²⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
F82h ⁽²⁾	PCL	Program Cou	nter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
F83h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
F84h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
F85h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
F86h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
(2)	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
(*)	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
F89h ⁽²⁾	WREG	Working Reg	ster							0000 0000	uuuu uuuu
F8Ah ⁽²⁾	PCLATH	_		or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
F8Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
F8Ch	_	Unimplement	Unimplemented						—	—	
FE3h											
FE4h	STATUS_ SHAD	-	—	-	-	-	Z	DC	С	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	ster Shadow				1	1		0000 0000	uuuu uuuu
FE6h	BSR_ SHAD	_	—	—	Bank Select	Register Sha	dow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	_	Program Cou	nter Latch Hig	h Register Sh	adow				-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	Memory Addr	ess 0 Low Poi	nter Shadow					XXXX XXXX	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Memory Addr	ess 0 High Po	inter Shadow					XXXX XXXX	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	Memory Addr	ess 1 Low Poi	nter Shadow					XXXX XXXX	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data	Indirect Data Memory Address 1 High Pointer Shadow					xxxx xxxx	uuuu uuuu		
FECh	_	Unimplement	ed							_	—
FEDh	STKPTR	_	_	—	Current Stac	k pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte		•					xxxx xxxx	uuuu uuuu
FEFh	TOSH	·	Top-of-Stack	Hiah byte						-xxx xxxx	-uuu uuuu

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) TABLE 3-8

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:


Note 1:

PIC16F/LF1827 only.
 These registers can be addressed from any bank.

3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-5 through 3-8). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit = 0 (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement STKPTR.

Reference Figure 3-5 through Figure 3-8 for examples of accessing the stack.

FIGURE 3-5: ACCESSING THE STACK EXAMPLE 1

TOSH:TOSL	0x0F		STKPTR = 0x1F Stack Reset Disabled (STVREN = 0)
	0x0E		
	0x0D		_
	0x0C		_
	0x0B		_
	0x0A		_
	0x09		Initial Stack Configuration:
	0x08		After Reset, the stack is empty. The
	0x07		 empty stack is initialized so the Stack Pointer is pointing at 0x1F. If the Stack
	0x06		Overflow/Underflow Reset is enabled, the
	0x05		TOSH/TOSL registers will return '0'. If the Stack Overflow/Underflow Reset is
	0x04		 disabled, the TOSH/TOSL registers will return the contents of stack address 0x0F.
	0x03		
	0x02		_
	0x01		_
	0x00		
TOSH:TOSL	0x1F	0x0000	STKPTR = 0x1F Stack Reset Enabled (STVREN = 1)




FIGURE 3-8: ACCESSING THE STACK EXAMPLE 4

0x0	Return Address]
0x0	E Return Address	
0x01	D Return Address	
0x00	C Return Address	
0x0	B Return Address	
0x0/	A Return Address	When the stack is full, the next CALL or
0x0	9 Return Address	interrupt will set the Stack Pointer to 0x10. This is identical to address 0x00
0x0	8 Return Address	so the stack will wrap and overwrite the
0x0	7 Return Address	return address at 0x00. If the Stack Overflow/Underflow Reset is enabled, a
0x0	6 Return Address	Reset will occur and location 0x00 will not be overwritten.
0x0	5 Return Address	
0x0	4 Return Address	
0x0	3 Return Address	
0x0	2 Return Address	
0x0	1 Return Address	
TOSH:TOSL 0x0) Return Address	STKPTR = 0x10
		- \

3.4.2 OVERFLOW/UNDERFLOW RESET


If the STVREN bit in Configuration Word 2 is set to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:


- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory



3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.






3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-11: LINEAR DATA MEMORY MAP



3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower 8 bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-12: PROGRAM FLASH MEMORY MAP



NOTES:

4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

REGISTER 4-1: CONFIGURATION WORD 1

R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	CP
bit 13				-		bit
R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0
bit 6						bit (
Legend:						
R = Readable t	pit	W = Writable bit		U = Unimplemente	ed bit. read as '0'	
u = Bit is uncha	anged	x = Bit is unknown	1	•	R and BOR/Value	at all other Reset
'1' = Bit is set	0	'0' = Bit is cleared				
bit 13		fe Clock Monitor Ena				
		ck Monitor is enable				
bit 12		xternal Switchover b				
		rnal Switchover mod				
		rnal Switchover mod	le is disabled			
bit 11		ock Out Enable bit				
		ation bits are set to I nored. CLKOUT fund		: Dscillator function on	the CLKOUT pin.	
	All other FOSC n					
		T function is disable		•		
bit 10-9		T function is enable rown-out Reset Ena		pin		
bit 10-9	11 = BOR enable					
		ed during operation a				
		lled by SBOREN bit	of the BORCON	register		
bit 8	00 = BOR disable					
DIL O		code protection is	disabled			
		code protection is				
bit 7	CP: Code Protec					
		mory code protection				
hit C	-	mory code protectior				
bit 6	<u>If LVP bit = 1</u> :		Select bit			
	This bit is igr	nored.				
	$\frac{\text{If LVP bit} = 0}{\text{MOLP}}$					
		PP pin function is \overline{MC}		enabled. ernally disabled; Wea	ak pull-up under con	trol of
	WPUA re					
bit 5	PWRTE: Power-	up Timer Enable bit ⁽	1)			
	1 = PWRT disat					
	0 = PWRT enab					
bit 4-3	11 = WDT enabl	atchdog Timer Enabl	e bit			
		ed while running and	d disabled in Slee	ρ		
	01 = WDT contro	olled by the SWDTE				
	00 = WDT disab	led				
Note 1: En	abling Brown-out Res	set does not automa	tically enable Pow	ver-up Timer.		
	e entire data EEPRO		•		ring an erase.	
3. Th	o ontiro program mor	nonu will be proped a	when the ende pro	tection is turned off		

3: The entire program memory will be erased when the code protection is turned off.

REGISTER 4-1: CONFIGURATION WORD 1 (CONTINUED)


bit 2-0

FOSC<2:0>: Oscillator Selection bits

- 111 = ECH: External Clock, High-Power mode (4-32 MHz): device clock supplied to CLKIN pin
- 110 = ECM: External Clock, Medium-Power mode (0.5-4 MHz): device clock supplied to CLKIN pin
 - 101 = ECL: External Clock, Low-Power mode (0-0.5 MHz): device clock supplied to CLKIN pin
 - 100 = INTOSC oscillator: I/O function on CLKIN pin
 - 011 = EXTRC oscillator: External RC circuit connected to CLKIN pin
 - 010 = HS oscillator: High-speed crystal/resonator connected between OSC1 and OSC2 pins
 - 001 = XT oscillator: Crystal/resonator connected between OSC1 and OSC2 pins
 - 000 = LP oscillator: Low-power crystal connected between OSC1 and OSC2 pins
- Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.
 - 2: The entire data EEPROM will be erased when the code protection is turned off during an erase.
 - 3: The entire program memory will be erased when the code protection is turned off.

REGISTER 4-2: CONFIGURATION WORD 2

R/P-1/1	R/P-1/1	U-1	R/P-1/1	R/P-1/1	R/P-1/1	U-1
LVP	DEBUG		BORV	STVREN	PLLEN	_
bit 13			•			bit
U-1	U-1	R/P-1/1	U-1	U-1	R/P-1/1	R/P-1/1
	_	Reserved		—	WRT1	WRT0
bit 6						bit
Legend:						
R = Readable b	pit	W = Writable bit		U = Unimplemente	ed bit, read as '0'	
u = Bit is uncha	inged	x = Bit is unknowr	ı	-n/n = Value at PC	R and BOR/Value	at all other Reset
'1' = Bit is set		'0' = Bit is cleared				
bit 13 bit 12	1 = Low-voltage 0 = High-voltage	le Programming Ena prog <u>ramm</u> ing enable on MCLR must be u uit Debugger Mode t	ed used for programn	ning		
	1 = In-Circuit De	bugger disabled, ICS	SPCLK and ICSPI	DAT are general purp DAT are dedicated to	•	
bit 11	Unimplemented	I: Read as '1'				
bit 10	1 = Brown-out R	ut Reset Voltage Sel eset voltage set to 1 eset voltage set to 2	.9V (typical)			
bit 9	1 = Stack Overflo	Overflow/Underflow ow or Underflow will ow or Underflow will	cause a Reset	t		
bit 8	PLLEN: PLL Ena 1 = 4xPLL enabl 0 = 4xPLL disabl	ed				
bit 7-5	Unimplemented	I: Read as '1'				
bit 4	Reserved: This	location should be p	rogrammed to a 'a	,		
bit 3-2	Unimplemented	I: Read as '1'				
bit 1-0	2 kW Flash mem 11 = Write 10 = 000h 01 = 000h 00 = 000h 4 kW Flash mem 11 = Write	to 3FFh write-prote to 7FFh write-prote tory (PIC16F/LF182) protection off to 1FFh write-prote	<u>3 only)</u> : cted, 200h to 7FF cted, 400h to 7FF cted, no addresse <u>7 only)</u> : cted, 200h to FFF	h may be modified b h may be modified b s may be modified b h may be modified b	y EECON control y EECON control y EECON control	



4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Word 1. When $\overline{CP} = 0$, external reads and writes of program memory (0000h-7FFFh) are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See **Section 4.3** "**Write Protection**" for more information.

4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 11.4 "Configuration Word and Device ID Access"** for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC16F/LF1826/27 Memory Programming Specification*" (DS41390).

4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See **Section 11.4 "Configuration Word and Device ID Access"** for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER⁽¹⁾

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	
bit 13	•			÷	· · ·	bit 7	
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	
bit 6						bit 0	
Legend:		P = Programmable	e bit	U = Unimplement			
R = Readable bit		W = Writable bit		'0' = Bit is cleared			
-n = Value at POR	1	'1' = Bit is set		x = Bit is unknown			

bit 13-5	DEV<8:0>: Device ID bits
	100111100 = PIC16F1826
	100111101 = PIC16F1827
	101000100 = PIC16LF1826
	101000101 = PIC16LF1827
bit 4-0	REV<4:0>: Revision ID bits
	These bits are used to identify the revision.

Note 1: This location cannot be written.

5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources_via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources

The oscillator module can be configured in one of six clock modes.

- 1. EC External clock.
- 2. LP 32 kHz Low-Power Crystal mode.
- 3. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 4. HS High Gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC).
- 6. INTOSC Internal oscillator.

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Word 1. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces low, medium, and high frequency clock sources, designated LFINTOSC, MFINTOSC, and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.




FIGURE 5-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated phase-locked-loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHZ (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 Oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See **Section 5.3 "Clock Switching**" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has 3 power modes to select from through Configuration Word 1:

- High-power, 4-32 MHz (FOSC = 111)
- Medium-power, 0.5-4 MHz (FOSC = 110)
- Low-power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION



5.2.1.2 LP, XT, HS Modes


The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.






- **Note 1:** Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)

FIGURE 5-4:

CERAMIC RESONATOR OPERATION (XT OR HS MODE)



5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 5.4 "Two-Speed Clock Start-up Mode"**).

5.2.1.4 4X PLL

The oscillator module contains a 4X PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4X PLL must fall within specifications. See the PLL Clock Timing Specifications in **Section 29.0 "Electrical Specifications"**.

The 4X PLL may be enabled for use by one of two methods:

- 1. Program the PLLEN bit in Configuration Word 2 to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Word 2 is programmed to a '1', then the value of SPLLEN is ignored.

5.2.1.5 TIMER1 Oscillator

The Timer1 Oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.


The Timer1 Oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching"** for more information.

5.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the state of the CLKOUTEN bit in Configuration Word 1.

Figure 5-5 shows the external RC mode connections.



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- · threshold voltage variation
- · component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Word 1 to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the state of the $\overline{\text{CLKOUTEN}}$ bit in Configuration Word 1.

The internal oscillator block has two independent oscillators and a dedicated phase-locked-loop, HFPLL that can produce one of three internal system clock sources.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated phase-locked-loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 2. The **MFINTOSC** (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

The High Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running and can be utilized.

The High Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High Frequency Internal Oscillator Status Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running and can be utilized.

5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. A value of 0Fh will provide an adjustment to the maximum frequency. A value of 10h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator **Clock Switch Timing**" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4X PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (Default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits of				
	the OSCCON register are set to '0111' and				
	the frequency selection is set to 500 kHz.				
	The user can modify the IRCF bits to				
	select a different frequency.				

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4X PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Word 1 must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC selection (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4X PLL.

Note: The 4X PLL may also be enabled for use with the Internal Oscillator Block by programming the PLLEN bit in Configuration Word 2 to a '1'. However, the 4X PLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

5.2.2.7 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-6). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-6 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of **Section 29.0** "**Electrical Specifications**".

FIGURE 5-6:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC/→ MFINTOSC	LFINTOSC (FSCM and WDT disabled)
HFINTOSC/ MFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
HFINTOSC/→ MFINTOSC	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC/ MFINTOSC	2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC →	HFINTOSC/MFINTOSC
LFINTOSC	
HFINTOSC/	Start-up Time 2-cycle Sync Running
MFINTOSC	
IRCF <3:0>	= 0 X ≠ 0
System Clock	

5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.
 - Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bits of the OSCCON register. The user can monitor the OSTS bit of the OSCSTAT register to determine the current system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

5.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the Timer1 Oscillator.

5.3.3 TIMER1 OSCILLATOR

The Timer1 Oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 20.0 "Timer1 Module with Gate Control"** for more information about the Timer1 peripheral.

5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 Oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT, or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCSTAT register to
	remain clear.

5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word 1) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Word 1 configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

TABLE 5-1:	OSCILLATOR SWITCHING DELAYS
------------	-----------------------------

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC ⁽¹⁾ MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	Oscillator Warm-up Delay (Twarm)
Sleep/POR	EC, RC ⁽¹⁾	DC – 32 MHz	2 cycles
LFINTOSC	EC, RC ⁽¹⁾	DC – 32 MHz	1 cycle of each
Sleep/POR	Timer1 Oscillator LP, XT, HS ⁽¹⁾	32 kHz-20 MHz	1024 Clock Cycles (OST)
Any clock source	MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 μs (approx.)
Any clock source	LFINTOSC ⁽¹⁾	31 kHz	1 cycle of each
Any clock source	Timer1 Oscillator	32 kHz	1024 Clock Cycles (OST)
PLL inactive	PLL active	16-32 MHz	2 ms (approx.)

Note 1: PLL inactive.

5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.





FIGURE 5-7: TWO-SPEED START-UP

5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-8: FSCM BLOCK DIAGRAM



5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-8. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

5.5.3 FAIL-SAFE CONDITION CLEARING


The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.

5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.





5.6 Oscillator Control Registers

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0	
SPLLEN	IRCF3	IRCF2	IRCF1	IRCF0	_	SCS1	SCS0	
bit 7							bit (
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'		
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	OR/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7	$\frac{\text{If PLLEN in C}}{\text{SPLLEN bit i}}$ $\frac{\text{If PLLEN in C}}{1 = 4x \text{ PLL I}}$		<u>/ord 1 = 1:</u> LL is always e	nabled (subject	t to oscillator n	equirements)		
bit 6-3	$0 = 4x PLL is disabled IRCF<3:0>: Internal Oscillator Frequency Select bits 000x = 31 \text{ kHz LF} 0010 = 31.25 \text{ kHz MF} 0011 = 31.25 \text{ kHz HF}^{(1)} 0100 = 62.5 \text{ kHz MF} 0101 = 125 \text{ kHz MF} 0110 = 250 \text{ kHz MF} 0111 = 500 \text{ kHz MF} (default upon Reset) 1000 = 125 \text{ kHz HF}^{(1)} 1001 = 250 \text{ kHz HF}^{(1)} 1001 = 250 \text{ kHz HF}^{(1)} 1011 = 1 \text{ MHz HF} 1100 = 2 \text{ MHz HF} 1101 = 4 \text{ MHz HF} 1101 = 8 \text{ MHz or 32 MHz HF (see Section 5.2.2.1 "HFINTOSC")}$							
bit 2	Unimplemer	nted: Read as '	0'					
bit 1-0	SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Timer1 oscillator 00 = Clock determined by FOSC<2:0> in Configuration Word 1							

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R-1/q	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/0	R-0/q	
T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	
bit 7							bit C	
Legend:								
R = Readable		W = Writable		•	mented bit, read			
u = Bit is unch	•	x = Bit is unk			at POR and BO	R/value at all o	other Resets	
'1' = Bit is set		'0' = Bit is cle	aleu	q = Condition	lai			
bit 7	If T1OSCEN 1 = Timer1 0 = Timer1 If T1OSCEN	oscillator is rea oscillator is not	dy ready					
bit 6	PLLR 4x PLL 1 = 4x PLL 0 = 4x PLL	is ready						
bit 5	1 = Running	lator Start-up T g from the clocl g from an interr	k defined by the	e FOSC<2:0> I	oits of the Confi 00)	guration Word	1	
bit 4	1 = HFINTO	gh Frequency Ir ISC is ready ISC is not ready		or Ready bit				
bit 3	1 = HFINTO	h Frequency Ir SC is at least 2 SC is not 2% a	2% accurate	or Locked bit				
bit 2	 MFIOFR: Medium Frequency Internal Oscillator Ready bit 1 = MFINTOSC is ready 0 = MFINTOSC is not ready 							
bit 1	LFIOFR: Low Frequency Internal Oscillator Ready bit 1 = LFINTOSC is ready 0 = LFINTOSC is not ready							
bit 0	1 = HFINTO	h Frequency Ir SC is at least (SC is not 0.5%).5% accurate	or Stable bit				

REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all								
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7-6	Unimplemen	ted: Read as '	0'					
bit 5-0	TUN<5:0>: F	requency Tunir	ng bits					
	011111 = Ma	aximum freque	ncy					
	011110 =							
	•							
	•							
	•							
	000001 =		ie wywaine et	the feeters celi	hundrad fur an an			
		scillator module	e is running at	the factory-cali	brated frequent	cy.		
	111111 =							
	•							
	•							
	100000 = Mi	inimum frequer	лсу					
		•	•					

REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN	IRCF3	IRCF2	IRCF1	IRCF0	_	SCS1	SCS0	67
OSCSTAT	T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	68
OSCTUNE	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	69
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	-	CCP2IE ⁽¹⁾	92
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF ⁽¹⁾	95
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	_	TMR10N	185

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16F/LF1827 only.

TABLE 5-3: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by clock sources.

NOTES:

6.0 REFERENCE CLOCK MODULE

The reference clock module provides the ability to send a divided clock to the clock output pin of the device (CLKR) and provide a secondary internal clock source to the modulator module. This module is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application. The reference clock module includes the following features:

- System clock is the source
- Available in all oscillator configurations
- · Programmable clock divider
- Output enable to a port pin
- · Selectable duty cycle
- Slew rate control

The reference clock module is controlled by the CLKRCON register (Register 6-1) and is enabled when setting the CLKREN bit. To output the divided clock signal to the CLKR port pin, the CLKROE bit must be set. The CLKRDIV<2:0> bits enable the selection of 8 different clock divider options. The CLKRDC<1:0> bits can be used to modify the duty cycle of the output clock⁽¹⁾. The CLKRSLR bit controls slew rate limiting.

Note 1: If the base clock rate is selected without a divider, the output clock will always have a duty cycle equal to that of the source clock, unless a 0% duty cycle is selected. If the clock divider is set to base clock/2, then 25% and 75% duty cycle accuracy will be dependent upon the source clock.

For information on using the reference clock output with the modulator module, see **Section 22.0 "Data Signal Modulator"**.

6.1 Slew rate

When a reference clock signal of 20 MHz or greater is required, the slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the CLKRSLR bit in the CLKRCON register.

6.2 Effects of a Reset

Upon any device Reset, the reference clock module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

6.3 Conflicts with the CLKR pin

There are two cases when the reference clock output signal cannot be output to the CLKR pin, if:

- LP, XT, or HS oscillator mode is selected.
- CLKOUT function is enabled.

Even if either of these cases are true, the module can still be enabled and the reference clock signal may be used in conjunction with the modulator module.

6.3.1 OSCILLATOR MODES

If LP, XT, or HS oscillator modes are selected, the OSC2/CLKR pin must be used as an oscillator input pin and the CLKR output cannot be enabled. See **Section 5.2 "Clock Source Types"** for more information on different oscillator modes.

6.3.2 CLKOUT FUNCTION

The CLKOUT function has a higher priority than the reference clock module. <u>Therefore, if</u> the CLKOUT function is enabled by the <u>CLKOUTEN</u> bit in Configuration Word 1, Fosc/4 will always be output on the port pin. Reference **Section 4.0** "**Device Configuration**" for more information.

6.4 Operation During Sleep

As the reference clock module relies on the system clock as its source, and the system clock is disabled in Sleep, the module does not function in Sleep, even if an external clock source or the Timer1 clock source is configured as the system clock. The module outputs will remain in their current state until the device exits Sleep.

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
CLKREN	CLKROE	CLKRSLR	CLKRDC1	CLKRDC0	CLKRDIV2	CLKRDIV1	CLKRDIV0			
bit 7		·			•	•	bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	CLKREN: Re	eference Clock	Module Enable	e bit						
		ce Clock modul								
	0 = Reference	ce Clock modul	e is disabled							
bit 6	CLKROE: Reference Clock Output Enable bit ⁽³⁾									
	1 = Reference Clock output is enabled on CLKR pin									
	0 = Reference	ce Clock output	disabled on C	LKR pin						
bit 5	CLKRSLR: Reference Clock Slew Rate Control Limiting Enable bit									
	1 = Slew Rate limiting is enabled									
		te limiting is dis								
bit 4-3	CLKRDC<1:0>: Reference Clock Duty Cycle bits									
		11 = Clock outputs duty cycle of 75%								
	 10 = Clock outputs duty cycle of 50% 01 = Clock outputs duty cycle of 25% 									
	00 = Clock outputs duty cycle of $0%$									
bit 2-0	CLKRDIV<2	:0> Reference	Clock Divider b	oits						
	111 = Base clock value divided by 128									
	110 = Base clock value divided by 64									
	101 = Base clock value divided by 32									
	100 = Base clock value divided by 16 011 = Base clock value divided by 8									
		clock value divi								
		clock value divi								
		clock value ⁽²⁾								
Note 1 In	this mode the	25% and 75%	duty cycle accu	iracy will be de	enendent on the	e source clock	duty cycle			
	this mode, the						any oyolo.			

REGISTER 6-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

- 2: In this mode, the duty cycle will always be equal to the source clock duty cycle, unless a duty cycle of 0% is selected.
- **3:** To route CLKR to pin, CLKOUTEN of Configuration Word 1 = 1 is required. CLKOUTEN of Configuration Word 1 = 0 will result in Fosc/4.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
CLKRCON CLKREN CLKROE CLKRSLR CLKRDC1 CLKRDC0 CLKRDIV2 CLKRDIV1 CLKRDIV0 72								72		
Legend: —	Legend: — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.									

Legend: unimplemented locations read as '0'. Shaded cells are not used by reference clock sources

TABLE 6-2: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH **REFERENCE CLOCK SOURCES**

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page	
	13:8	_		FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50	
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50	

Legend: - = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

PIC16F/LF1826/27

NOTES:

7.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 7-1.

FIGURE 7-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



7.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

7.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Word 1.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

7.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Word 1. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 7-3 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Word 2.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 7-3 for more information.

BOREN Config bits	SBOREN	Device Mode	BOR Mode	Device Operation upon release of POR	Device Operation upon wake- up from Sleep
BOR_ON (11)	Х	Х	Active	Waits for BOR rea	ady ⁽¹⁾
BOR_NSLEEP (10)	Х	Awake	Active	Waits for BOR ready	
BOR_NSLEEP (10)	Х	Sleep	Disabled		
BOR_SBOREN (01)	1	Х	Active	Begins immediately	
BOR_SBOREN (01)	0	х	Disabled	Begins immediately	
BOR_OFF (00)	Х	х	Disabled	Begins immediate	ely

TABLE 7-1:BOR OPERATING MODES

Note 1: Even though this case specifically waits for the BOR, the BOR is already operating, so there is no delay in start-up.

7.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Word 1 are set to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

7.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Word 1 are set to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.


BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

7.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word 1 are set to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.





BROWN-OUT SITUATIONS



REGISTER 7-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	—	—	—	—	—	—	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-out Reset Enable bit If BOREN BOREN in Configuration Word 1 ≠ 01: SBOREN is read/write, but has no effect on the BOR. If BOREN If BOREN 1:0> in Configuration Word 1 = 01: 1 = BOR Enabled 0 = BOR Disabled
bit 6-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive

7.3 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 7-2).

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

7.3.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

7.3.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 12.2** "**PORTA Registers**" for more information.

7.4 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the WDT Reset. See **Section 10.0** "**Watchdog Timer**" for more information.

7.5 RESET Instruction

A RESET instruction will cause a device Reset. The RI bit in the PCON register will be set to '0'. See Table 7-4 for default conditions after a RESET instruction has occurred.

7.6 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See **Section 3.4.2 "Overflow/Underflow Reset"** for more information.

7.7 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

7.8 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the PWRTE bit of Configuration Word 1.

7.9 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 7-4). This is useful for testing purposes or to synchronize more than one device operating in parallel.




FIGURE 7-4: RESET START-UP SEQUENCE

7.10 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 7-3 and Table 7-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	0	x	1	1	Power-on Reset
0	0	1	1	0	x	0	x	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	0	x	x	0	Illegal, PD is set on POR
0	0	1	1	u	0	1	1	Brown-out Reset
u	u	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 7-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 7-4: RESET CONDITION FOR SPECIAL REGISTERS⁽²⁾

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	1u uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

7.11 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- Stack Overflow Reset (STKOVF)
- Stack Underflow Reset (STKUNF)
- MCLR Reset (RMCLR)

The PCON register bits are shown in Register 7-2.

REGISTER 7-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	—	RMCLR	RI	POR	BOR
bit 7	•						bit 0

Legend:					
HC = Bit is clea	ared by bardw	ara	HS = Bit is set by hardware		
	-		-		
R = Readable		W = Writable bit	U = Unimplemented bit, read as '0'		
u = Bit is uncha	anged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets		
'1' = Bit is set		'0' = Bit is cleared	q = Value depends on condition		
bit 7		ack Overflow Flag bit			
		Overflow occurred			
		Overflow has not occurred o	r set to '0' by firmware		
bit 6		ack Underflow Flag bit			
		Underflow occurred			
		Underflow has not occurred	or set to '0' by firmware		
bit 5-4		nted: Read as '0'			
bit 3	RMCLR: MC	LR Reset Flag bit			
		Reset has not occurred or s			
	0 = A MCLR	Reset has occurred (set to '	o' in hardware when a MCLR Reset occurs)		
bit 2	RI: RESET IN	struction Flag bit			
			ecuted or set to '1' by firmware		
			ed (set to '0' in hardware upon executing a RESET instruction)		
bit 1	POR: Power-	on Reset Status bit			
		r-on Reset occurred			
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)				
bit 0	BOR: Brown	-out Reset Status bit			
		n-out Reset occurred			
		out Reset occurred (must be	e set in software after a Power-on Reset or Brown-out Reset		
	occurs)				

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN						_	BORRDY	77
PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	81
STATUS	—	_		TO	PD	Z	DC	С	23
WDTCON	—		WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	103

TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

8.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce Interrupts. Refer to the corresponding chapters for details.


A block diagram of the interrupt logic is shown in Figure 8-1 and Figure 8-2.

FIGURE 8-1: INTERRUPT LOGIC



PIC16F/LF1826/27

FIGURE 8-2: PERIPHERAL INTERRUPT LOGIC -



8.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIEx register)

The INTCON, PIR1, PIR2, PIR3 and PIR4 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- Current prefetched instruction is flushed
- GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 8.5 "Automatic Context Saving")
- PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

Note 1:	Individual	inte	rrupt	flag	bits	s are	e set,
	regardless	of	the	state	of	any	other
	enable bits	•					


2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

8.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is 3 or 4 instruction cycles. For asynchronous interrupts, the latency is 3 to 5 instruction cycles, depending on when the interrupt occurs. See Figure 8-3 and Figure 8.3 for more details.

PIC16F/LF1826/27

FIGURE	GURE 8-3: INTERRUPT LATENCY							
OSC1								
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKOUT			Interru during	pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	PC	PC	+1	0004h	0005h		
Execute	1 Cycle Insti	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2 Cycle Instr	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC	+2	0004h	0005h
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



5: INTF is enabled to be set any time during the Q4-Q1 cycles.

8.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 9.0 "Power-Down Mode (Sleep)" for more details.

8.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

8.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- W register
- STATUS register (except for TO and PD)
- · BSR register
- · FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

8.5.1 INTCON REGISTER

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W/HS-0/0	R/W/HS-0/0	R-0/0
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Bit is set by hardware

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all active interrupts0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TMR0IE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur
bit 0	IOCIF: Interrupt-on-Change Interrupt Flag bit 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state

8.5.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 8-2.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 8-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TMR1GIE | ADIE | RCIE | TXIE | SSP1IE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 | | | | | | | bit 0 |

Legend:								
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'					
u = Bit is u	inchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is	set	'0' = Bit is cleared						
bit 7	TMR1GIE	: Timer1 Gate Interrupt Enat	ble bit					
		es the Timer1 Gate Acquisities the Timer1 Gate Acquisities the Timer1 Gate Acquisities the Timer1 Gate Acquisities the transmission of transmission of the transmission of transmi						
bit 6	ADIE: A/D	Converter (ADC) Interrupt E	Enable bit					
		es the ADC interrupt es the ADC interrupt						
bit 5	RCIE: US/	ART Receive Interrupt Enab	le bit					
 1 = Enables the USART receive interrul 0 = Disables the USART receive interr 								
bit 4	TXIE: USA	T Transmit Interrupt Enable bit						
		es the USART transmit interness the USART transmit interness the USART transmit interness the USART transmit interness the transmit						
bit 3	SSP1IE: S	Synchronous Serial Port 1 (N	ISSP1) Interrupt Enable bit					
		es the MSSP1 interrupt es the MSSP1 interrupt						
bit 2	CCP1IE: (CCP1 Interrupt Enable bit						
		es the CCP1 interrupt es the CCP1 interrupt						
bit 1	TMR2IE:	MR2 to PR2 Match Interrup	/R2 to PR2 Match Interrupt Enable bit					
 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 								
bit 0	TMR1IE: 7	Timer1 Overflow Interrupt En	able bit					
 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 								

8.5.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 8-3.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	—	CCP2IE ⁽¹⁾
bit 7							bit 0

· ·							
Legend:							
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is und	hanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is se	t	'0' = Bit is cleared					
bit 7	OSFIE: Osc	cillator Fail Interrupt Enable	bit				
		s the Oscillator Fail interrupt					
	0 = Disable	s the Oscillator Fail interrup	t				
bit 6	C2IE: Comp	parator C2 Interrupt Enable I	bit				
		s the Comparator C2 interru	1				
		es the Comparator C2 interru					
bit 5		parator C1 Interrupt Enable I					
		s the Comparator C1 interru	•				
		es the Comparator C1 interru					
bit 4		ROM Write Completion Inter	•				
		s the EEPROM Write Comp the EEPROM Write Comp	1				
bit 3		SSP1 Bus Collision Interrupt	·				
bit 5		s the MSSP1 Bus Collision I					
		es the MSSP1 Bus Collision	1				
bit 2-1		ented: Read as '0'					
bit 0	•	CP2 Interrupt Enable bit					
	1 = Enables the CCP2 interrupt						
	0 = Disables the CCP2 interrupt						
Note 1: PIC16F/LF1827 only.							
NOLE 1. FIGTOF/LET02/ OILIN.							

PIC16F/LF1826/27

8.5.4 PIE3 REGISTER⁽¹⁾

The PIE3 register contains the interrupt enable bits, as shown in Register 8-4.

- **Note 1:** The PIE3 register is available only on the PIC16F/LF1827 device.
 - 2: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 8-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3⁽¹⁾

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
—	—	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	CCP4IE: CCP4 Interrupt Enable bit
	1 = Enables the CCP4 interrupt
	0 = Disables the CCP4 interrupt
bit 4	CCP3IE: CCP3 Interrupt Enable bit
	1 = Enables the CCP3 interrupt
	0 = Disables the CCP3 interrupt
bit 3	TMR6IE: TMR6 to PR6 Match Interrupt Enable bit
	1 = Enables the TMR6 to PR6 Match interrupt
	0 = Disables the TMR6 to PR6 Match interrupt
bit 2	Unimplemented: Read as '0'
bit 1	TMR4IE: TMR4 to PR4 Match Interrupt Enable bit
	1 = Enables the TMR4 to PR4 Match interrupt
	0 = Disables the TMR4 to PR4 Match interrupt
bit 0	Unimplemented: Read as '0'

Note 1: This register is only available on PIC16F/LF1827.

8.5.5 PIE4 REGISTER⁽¹⁾

The PIE4 register contains the interrupt enable bits, as shown in Register 8-5.

- Note 1: The PIE4 register is available only on the PIC16F/LF1827 device.
 - 2: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 8-5: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
—	_	—		—	—	BCL2IE	SSP2IE
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2	Unimplemented: Read as '0'
bit 1	BCL2IE: MSSP2 Bus Collision Interrupt Enable bit
	 1 = Enables the MSSP2 Bus Collision Interrupt 0 = Disables the MSSP2 Bus Collision Interrupt
bit 0	SSP2IE: Master Synchronous Serial Port 2 (MSSP2) Interrupt Enable bit
	1 = Enables the MSSP2 interrupt0 = Disables the MSSP2 interrupt

Note 1: This register is only available on PIC16F/LF1827.

© 2009 Microchip Technology Inc.

8.5.6 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 8-6.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	 1 = Interrupt is pending 0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = Interrupt is pending0 = Interrupt is not pending
bit 5	RCIF: USART Receive Interrupt Flag bit
	1 = Interrupt is pending0 = Interrupt is not pending
bit 4	TXIF: USART Transmit Interrupt Flag bit
	1 = Interrupt is pending0 = Interrupt is not pending
bit 3	SSP1IF: Synchronous Serial Port 1 (MSSP1) Interrupt Flag bit
	 Interrupt is pending Interrupt is not pending
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	 Interrupt is pending Interrupt is not pending
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	 Interrupt is pending Interrupt is not pending
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

8.5.7 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 8-7.

Note:	Interrupt flag bits are set when an interrupt					
	condition occurs, regardless of the state of					
	its corresponding enable bit or the Global					
	Enable bit, GIE of the INTCON register.					
	User software should ensure the					
	appropriate interrupt flag bits are clear prior					
	to enabling an interrupt.					

REGISTER 8-7: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	—	CCP2IF ⁽¹⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	OSFIF: Oscillator Fail Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	C2IF: Comparator C2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	C1IF: Comparator C1 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	EEIF: EEPROM Write Completion Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	BCL1IF: MSSP1 Bus Collision Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2-1	Unimplemented: Read as '0'
bit 0	CCP2IF: CCP2 Interrupt Flag bit ⁽¹⁾
	1 = Interrupt is pending
	0 = Interrupt is not pending

Note 1: PIC16F/LF1827 only.

8.5.8 PIR3 REGISTER⁽¹⁾

The PIR3 register contains the interrupt flag bits, as shown in Register 8-8.

- Note 1: The PIR3 register is available only on the PIC16F/LF1827 device.
 - 2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-8: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3⁽¹⁾

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
—	—	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	—
bit 7	·						bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all of	ther Resets
'1' = Bit is set	t	'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5	CCP4IF: CCI	P4 Interrupt Fla	g bit				
	1 = Interrupt						
	0 = Interrupt	is not pending					
bit 4		P3 Interrupt Fla	g bit				
	1 = Interrupt						
	•	is not pending					
bit 3		R6 to PR6 Mate	ch Interrupt FI	ag bit			
	1 = Interrupt	is pending					
bit 2	•	1 0	o'				
	•	ted: Read as '					
bit 1	TMR4IF: TMR4 to PR4 Match Interrupt Flag bit						
	 1 = Interrupt is pending 0 = Interrupt is not pending 						
bit 0	-	ited: Read as '	0'				
	-						
Note 1: Th	nis register is onl	ly available on l	-IC16F/LF18	27.			

8.5.9 PIR4 REGISTER⁽¹⁾

The PIR4 register contains the interrupt flag bits, as shown in Register 8-9.

Note 1:	The PIR4 register is available only on the
	PIC16F/LF1827 device.

2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-9: PIR4: PERIPHERAL INTERRUPT REQUEST REGISTER 4⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
—	—	—	—	—	—	BCL2IF	SSP2IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Bit is set by hardware

bit 7-2	Unimplemented: Read as '0'
bit 1	BCL2IF: MSSP2 Bus Collision Interrupt Flag bit
	 1 = A Bus Collision was detected (must be cleared in software) 0 = No Bus collision was detected
bit 0	SSP2IF: Master Synchronous Serial Port 2 (MSSP2) Interrupt Flag bit
	 1 = The Transmission/Reception/Bus Condition is complete (must be cleared in software) 0 = Waiting to Transmit/Receive/Bus Condition in progress

Note 1: This register is only available on PIC16F/LF1827.

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	_	CCP2IE ⁽¹⁾	91
PIE3 ⁽¹⁾	_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	92
PIE4 ⁽¹⁾	_	_	_	_	_	_	BCL2IE	SSP2IE	93
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF ⁽¹⁾	95
PIR3 ⁽¹⁾	_	_	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	96
PIR4 ⁽¹⁾	_	_	_	_	_	_	BCL2IF	SSP2IF	97

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by Interrupts.

Note 1: PIC16F/LF1827 only.

© 2009 Microchip Technology Inc.

PIC16F/LF1826/27

NOTES:

9.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 7.10 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

9.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP.
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared.

- If the interrupt occurs **during or after** the execution of a SLEEP instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.




FIGURE 9-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT

2: CLKOUT is not available in XT, HS, or LP Oscillator modes, but shown here for timing reference.

3: TOST = 1024 TOSC (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	132
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	132
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	132
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE ⁽¹⁾	91
PIE4 ⁽¹⁾	_	_	_	_	_	_	BCL2IE	SSP2IE	93
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_		CCP2IF ⁽¹⁾	95
PIR4 ⁽¹⁾	_	_	_	_	_	_	BCL2IF	SSP2IF	97
STATUS	_	_	_	TO	PD	Z	DC	С	23
WDTCON	_	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	103

Legend: — = unimplemented, read as '0'. Shaded cells are not used in Power-down mode.

Note 1: PIC16F/LF1827 only.


10.0 WATCHDOG TIMER

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 268 seconds (typical)
- Multiple Reset conditions
- Operation during Sleep

FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator.

10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Word 1. See Table 10-1.

10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Word 1 are set to '11', the WDT is always on.

WDT protection is active during Sleep.

10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Word 1 are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Word 1 are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

WDTE Config bits	SWDTEN	Device Mode	WDT Mode
WDT_ON (11)	Х	Х	Active
WDT_NSLEEP (10)	Х	Awake	Active
WDT_NSLEEP (10)	Х	Sleep	Disabled
WDT_SWDTEN (01)	1	х	Active
WDT_SWDTEN (01)	0	Х	Disabled
WDT_OFF (00)	Х	Х	Disabled

TABLE 10-1: WDT OPERATING MODES

10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1ms to 268 seconds. After a Reset, the default time-out period is 2 seconds.

10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- Oscillator fail event
- WDT is disabled
- OST is running

See Table 10-2 for more information.

10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See **Section 5.0** "Oscillator **Module (With Fail-Safe Clock Monitor)**" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the event. See **Section 3.0** "**Memory Organization**" and The STATUS register (Register 3-1) for more information.

TABLE 10-2: WDT CLEARING CONDITIONS

Conditions	WDT		
WDTE<1:0> = 00			
WDTE<1:0> = 01 and SWDTEN = 0			
WDTE<1:0> = 10 and enter Sleep	Cleared		
CLRWDT Command	Cleared		
Oscillator Fail Detected			
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK			
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST		
Change INTOSC divider (IRCF bits)	Unaffected		

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0					
_		WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN					
bit 7							bit 0					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'						
u = Bit is und	hanged	x = Bit is unk	nown	-m/n = Value	at POR and BO	DR/Value at all	other Resets					
'1' = Bit is se	t	'0' = Bit is cle	ared									
bit 7-6	•	nted: Read as '										
bit 5-1		0>: Watchdog Ti	mer Period Se	elect bits								
		Prescale Rate										
		:32 (Interval 1 m :64 (Interval 2 m										
		:128 (Interval 4)	•••									
		:256 (Interval 8	21 /									
		00100 = 1:512 (Interval 16 ms typ)										
		00101 = 1:1024 (Interval 32 ms typ)										
		00110 = 1:2048 (Interval 64 ms typ) 00111 = 1:4096 (Interval 128 ms typ)										
		111 = 1.4096 (interval 126 ms typ) 000 = 1:8192 (interval 256 ms typ)										
		:16384 (Interval										
		32768 (Interval										
		:65536 (Interva :131072 (2 ¹⁷) (Iı		t value)								
	01100 = 1	:262144 (2 ¹⁸) (II	iterval 45 typ)									
	01110 = 1 :	:524288 (2 ¹⁹) (lı	nterval 16s typ)								
	01111 = 1 :	:1048576 (2 ²⁰) (Interval 32s ty	p)								
	10000 = 1:	01111 = 1:1048576 (2^{20}) (Interval 32s typ) 10000 = 1:2097152 (2^{21}) (Interval 64s typ)										
	10001 = 1	10001 = $1:4194304(2^{22})$ (Interval 128s typ) 10010 = $1:8388608(2^{23})$ (Interval 256s typ)										
	10010 = 1	.0300000 (2 *) (Interval 2008	ιyρ)								
	10011 = R	eserved. Result	s in minimum	interval (1:32)								
	•											
	•											
	11111 = R	eserved. Result	s in minimum	interval (1:32)								
bit 0		Software Enable			bit							
	If WDTE<1:			5								
	This bit is ig	nored.										
	If WDTE<1:											
	1 = WDT is											
	0 = WDT is <u>If WDTE<1:</u>											
		<u>v 1A</u> .										

REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

PIC16F/LF1826/27

NOTES:

11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The Data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block of the PIC16F/LF1826/27 devices, the EEDATL and EEDATH registers form a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

11.1 EEADRL and EEADRH Registers

The EEADRL and EEADRH registers can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

REGISTER 11-1: EEDATL: EEPROM DATA REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| EEDATL7 | EEDATL6 | EEDATL5 | EEDATL4 | EEDATL3 | EEDATL2 | EEDATL1 | EEDATL0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

EEDATL<7:0>: 8 Least Significant data bits of data EEPROM or Read from program memory

REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 EEDATH<5:0>: 6 Most Significant Data bits from program memory

REGISTER 11-3: EEADRL: EEPROM ADDRESS REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| EEADR7 | EEADR6 | EEADR5 | EEADR4 | EEADR3 | EEADR2 | EEADR1 | EEADR0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 EEADRL<7:0>: 8 Least Significant Address bits for EEPROM or program memory

REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

U-0	R/W-0/0						
—	EEADRH6	EEADRH5	EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '0'

bit 6-0 EEADRH<6:0>: Specifies the 7 Most Significant Address bits or high bits for program memory reads

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0				
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD				
bit 7		•				•	bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
S = Bit can or	nly be set	x = Bit is unk	nown	-n/n = Value a	at POR and BC	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is cle	eared	HC = Bit is cl	eared by hardv	vare					
bit 7		ob Brogrom/Da		omony Soloot	hit						
		-	ita EEPROM Me	-	DIL						
		es data EEPRO		u y							
bit 6	CFGS: Flash	n Program/Data	EEPROM or C	Configuration S	Select bit						
			n, User ID and I								
	0 = Accesse	es Flash Progra	am or data EEP	ROM Memory	,						
bit 5		Write Latches	-								
		If EEPGD = 1 or CFGS = 1: (accessing program Flash)									
		1 = The next WR command does not initiate a write to the PFM; only the program memory									
	latches are updated. 0 = The next WR command writes a value from EEDATH:EEDATL into program memory latches										
	and initiates a write to the PFM of all the data stored in the program memory latches.										
	If EEPGD = 0 and CFGS = 1: (Accessing data EEPROM)										
	-	LWLO is ignored. The next WR command initiates a write to the data EEPROM.									
bit 4	•	FREE: Program Flash Erase Enable bit									
			: (accessing pro								
		form an progra		operation on t	ne next WR co	mmand (cleared	a by hardware				
			n Flash write op	eration on the	next WR com	mand.					
	<u>If EEPGD =</u>	<u>and CFGS =</u>	0: (Accessing	data EEPRON	(N						
	-			vill initiate bot	h a erase cycle	e and a write cyc	le.				
bit 3		PROM Error F	•								
	 1 = Condition could indicate an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit. 										
			operation comp								
bit 2	•	•	•								
5112	WREN: Program/Erase Enable bit 1 = Allows program/erase cycles										
	0 = Inhibits programming/erasing of program Flash and data EEPROM										
bit 1	WR: Write C	ontrol bit									
			sh or data EEPF								
						operation is co	mplete.				
		•	e set (not cleare on to the Flash			e and inactive					
bit 0	RD: Read C	-			Civi is complet	e and mactive.					
			lash or data E	FPROM read	Read takes		is cleared in				
		1 = Initiates an program Flash or data EEPROM read. Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software.									
			an only be set	(not cleared) i	n sonware.						

REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

REGISTER 11-6:	EECON2: EEPROM CONTROL 2 REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
			EEPROM co	ontrol register 2			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
S = Bit can onl	y be set	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to **Section 11.1.3** "Writing to the Data EEPROM Memory" for more information.

11.1.2 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 11-1: DATA EEPROM READ

BANKSEL	EEADRL		;
MOVLW	DATA_EE	ADDR	;
MOVWF	EEADRL		;Data Memory
			;Address to read
BCF	EECON1,	CFGS	;Deselect Config space
BCF	EECON1,	EEPGE	;Point to DATA memory
BSF	EECON1,	RD	;EE Read
MOVF	EEDATL,	W	;W = EEDATL

Note: Data EEPROM can be read regardless of the setting of the CPD bit.

11.1.3 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

	BANKSEL		i
	MOVLW	DATA_EE_ADDR	;
	MOVWF	EEADRL	;Data Memory Address to write
	MOVLW	DATA_EE_DATA	i
	MOVWF	EEDATL	;Data Memory Value to write
	BCF	EECON1, CFGS	;Deselect Configuration space
	BCF	EECON1, EEPGD	;Point to DATA memory
	BSF	EECON1, WREN	;Enable writes
	BCF	INTCON, GIE	;Disable INTs.
	MOVLW	55h	
	MOVWF	EECON2	, Write 55h
	MOVLW	0AAh	1
8 8	MOVWF	EECON2	Write AAh
Required Sequence	BSF	EECON1, WR	;Set WR bit to begin write
Requ	BSF	INTCON, GIE	;Enable interrupts
т s	BCF	EECON1, WREN	;Disable writes
	BTFSC	EECON1, WR	;Wait for write to complete
	GOTO	\$-2	;Done

EXAMPLE 11-2: DATA EEPROM WRITE

11.1.4 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRL and EEADRH registers.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATL and EEDATH registers; therefore, it can be read as two bytes in the following instructions.

EXAMPLE 11-3: FLASH PROGRAM READ

EEDATL and EEDATH registers will hold this value until another read or until it is written to by the user.


- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
 - 2: Data EEPROM can be read regardless of the setting of the CPD bit.

BANKSEL EEADRL ; MOVLW MS PROG EE ADDR MOVWF EEADRH ;MS Byte of Program Address to read MOVLW LS_PROG_EE_ADDR ; MOVWF EEADRL ;LS Byte of Program Address to read BANKSEL EECON1 ; ; Point to PROGRAM memory BSF EECON1, EEPGD EECON1, RD BSF ;EE Read Required Sequence ;First instruction after BSF EECON1,RD executes normally NOP NOP ;Any instructions here are ignored as program ;memory is read in second cycle after BSF EECON1,RD BANKSEL EEDATL ; MOVF EEDATL, W ;W = LS Byte of Program Memory MOVWF LOWPMBYTE ; ;W = MS Byte of Program EEDATL MOVF EEDATH, W MOVWF HIGHPMBYTE ;

EXAMPLE 11-4: FLASH PROGRAM MEMORY READ

* [This code block will read 1 word of program							
* r	memory at the memory address:							
	PROG ADDR HI: PROG ADDR LO							
*	data will be returned in the variables;							
*	PROG DATA HI, PROG DATA LO							
	_	_ ′						
	BANKSEL	EEADRL	;	Select Bank for EEPROM registers				
	MOVLW	PROG_ADDR_LO	;					
	MOVWF	EEADRL	;	Store LSB of address				
	MOVLW	PROG_ADDR_HI	;					
	MOVWL	EEADRH	;	Store MSB of address				
	BCF	EECON1,CFGS	;	Select Configuration Space				
	BSF	EECON1,EEPGD	;	Select Program Memory				
	BCF	INTCON,GIE	;	Disable interrupts				
	BSF	EECON1,RD	;	Initiate read				
	NOP		;	Executed (Figure 11-1)				
	NOP		;	Ignored (Figure 11-1)				
	BSF	INTCON,GIE	;	Restore interrupts				
	MOVF	EEDATL,W	;	Get LSB of word				
	MOVWF	PROG_DATA_LO	;	Store in user location				
	MOVF	EEDATH,W	;	Get MSB of word				
	MOVWF	PROG DATA HI	;	Store in user location				





11.2 Erasing Program Memory

While executing code, program memory can only be erased by rows. A row consists of 32 words where the EEADRL<4:0> = 0000. To erase a row:

- 1. Load the EEADRH and EEADRL registers with the address of new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD bit of the EECON1 register.
- 4. Set the FREE bit of the EECON1 register.
- 5. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- 6. Set control bit WR of the EECON1 register to begin the write operation.

11.3 Writing to Flash Program Memory

Before writing, program memory should be erased using the Erase Program Memory command.

No automatic erase occurs upon the initiation of the write; if the program Flash needs to be erased before writing, the row (32 words) must be erased previously.

Flash program memory may only be written to if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of the Configuration Word 2. Flash program memory must be written in eight-word blocks. See Figure 11-2 for more details. A block consists of eight words with sequential addresses, with a lower boundary defined by an address, where EEADRL<3:0> = 0000. All block writes to program memory are done as 32-word erase by eight-word write operations. The write operation is edge-aligned and cannot occur across boundaries.

When the LWLO bit is '1', the write sequence will only load the buffer register and will not actually initiate the write to program Flash:

- 1. Set the EEPGD, WREN and LWLO bits of the EECON1 register.
- 2. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- 3. Set control bit WR of the EECON1 register to begin the write operation.

To write program data, it must first be loaded into the buffer registers (see Figure 11-1). This is accomplished by first writing the destination address to EEADRL and EEADRH and then writing the data to EEDATA and EEDATH. After the address and data have been set up, then the following sequence of events must be executed:


- 1. Set the EEPGD control bit of the EECON1 register.
- 2. Set the LWLO bit of the EECON1 register.
- Write 55h, then AAh, to EECON2 (Flash programming sequence).
- 4. Set the WR control bit of the EECON1 register.

Up to eight buffer register locations can be written to with correct data. If less than eight words are being written to in the block of eight words, then the data for the unprogrammed words should be set to all ones.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase/write operation. The user must place two NOP instructions after the WR bit is set. Since data is being written to buffer registers, the writing of the first seven words of the block appears to occur immediately. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the erase takes place (i.e., the last word of the sixteen-word block erase). This is not Sleep mode as the clocks and peripherals will continue to run. After the eight-word write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

An example of the complete eight-word write sequence is shown in Example 11-5. The initial address is loaded into the EEADRH and EEADRL register pair; the eight words of data are loaded using indirect addressing.

Note: The code sequence provided in Example 12-5 must be repeated 4 times to fully program an erased program memory row of 32 words.



PIC16F/LF1826/27

EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

; This	write rout	tine assumes the f	following:				
; 1. The 16 bytes of data are loaded, starting at the address in DATA_ADDR							
	-		en is made up of two adjacent bytes in DATA ADDR,				
-		ittle endian forma					
	; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH:ADDRL						
; 4. AI	: 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F						
;							
	BCF	INTCON, GIE	; Disable ints so required sequences will execute properly				
	BANKSEL	EEADRH	; Bank 3				
	MOVF	ADDRH,W	; Load initial address				
	MOVWF	EEADRH	· •				
	MOVF		;				
	MOVWF	EEADRL					
			/				
	MOVLW	_	; Load initial data address				
	MOVWF	FSROL	; 				
	MOVLW	_	; Load initial data address				
	MOVWF	FSROH	i				
LOOP							
	MOVIW	INDF0++	; Load first data byte into lower				
	MOVWF	EEDATL	i				
	MOVIW	INDF0++	; Load second data byte into upper				
	MOVWF	EEDATH	· · · · · · · · · · · · · · · · · · ·				
	BSF		; Point to program memory				
			; Not configuration space				
	BCF						
	BSF	EECON1,WREN	; Enable writes				
	MOVF		; Check if lower bits of address are '000'				
	XORLW	0x07	; Check if we're on the last of 8 addresses				
	ANDLW	0x07	;				
	BTFSC	STATUS,Z	; Exit if last of eight words,				
	GOTO	START WRITE	i				
	BSF	EECON1,LWLO	; Only Load Write Latches				
	MOVLW	55h	; Start of required write sequence:				
	MOVWF	EECON2	; Write 55h				
a)	MOVLW	0.7.7.1	;				
Required Sequence	MOVWF		'; Write AAh				
uel							
eq eq	BSF	EECON1,WR	; Set WR bit to begin write				
шv	NOP		; Any instructions here are ignored as processor				
			; halts to begin write sequence				
	NOP		; Processor will stop here and wait for write to complete.				
			; After write processor continues with 3rd instruction.				
	INCF	EEADRL, F	; Still loading latches Increment address				
	GOTO	LOOP	; Write next latches				
			,				
START V	WRITE						
	BCF	EECON1,LWLO	; No more Latches only - Actually start write				
	DCI		, No more facenes only Accuarry start write				
	MOVLW	55h	. Start of required write genuerge.				
			; Start of required write sequence:				
_	MOVWF	EECON2	; Write 55h				
e ed	MOVLW	0AAh	;				
uire Jer	MOVWF		; Write AAh				
Required Sequence	BSF	EECON1,WR	; Set WR bit to begin write				
ъ "	NOP		; Any instructions here are ignored as processor				
			; halts to begin write sequence				
	NOP		; Processor will stop here and wait for write complete.				
			; after write processor continues with 3rd instruction				
	BCF	EECON1,WREN	; Disable writes				
	BSF						
	160	THICON, GIE	; Enable interrupts				

11.4 Configuration Word and Device ID Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-1.

When read access is initiated on an unallowed address, the EEDATH:EEDATL registers are cleared.

Writes can be disabled via the WRT Configuration bits. Refer to the Configuration Word 2.

TABLE 11-1:PFM AND FUSE ACCESS VIA EECON1/EEDATH:EEDATL REGISTERS
(WHEN CFGS = 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

This code block will read 1 word of program memory at the memory address: PROG_ADDR_HI: PROG_ADDR_LO data will be returned in the variables; PROG_DATA_HI, PROG_DATA_LO						
BANKSEL	EEADRL	; Select Bank 2				
MOVLW	PROG_ADDR_LO	;				
MOVWF	EEADRL	; Store LSB of address				
MOVLW	PROG_ADDR_HI	;				
MOVWL	EEADRH	; Store MSB of address				
BCF	EECON1,CFGS	; Deselect Configuration Space				
BSF	EECON1, EEPGD	; Select Program Memory				
BCF	INTCON, GIE	; Disable interrupts				
BSF	EECON1,RD	; Initiate read				
NOP		; Executed (Figure 11-1)				
NOP		; Ignored (Figure 11-1)				
BSF	INTCON, GIE	; Restore interrupts				
MOVF		; Get LSB of word				
MOVWF	PROG_DATA_LO	; Store in user location				
MOVF		; Get MSB of word				
MOVWF	PROG_DATA_HI	; Store in user location				

11.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written.

EXAMPLE 11-6: WRITE VERIFY

BANKSEI	L EEDATL	;
MOVF	EEDATL, W	;EEDATL not changed
		;from previous write
BSF	EECON1, RE	;YES, Read the
		;value written
XORWF	EEDATL, W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

11.5.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

11.6 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

11.7 Data EEPROM Operation During Code-Protect

Data memory can be code-protected by programming the \overline{CPD} bit in the Configuration Word 1 to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	107
EECON2	EEPROM	Control Reg	ister 2 (not a	a physical re	egister)				108*
EEADRL	EEADRL7	EEADRL6	EEADRL5	EEADRL4	EEADRL3	EEADRL2	EEADRL1	EEADRL0	106
EEADRH	—	EEADRH6	EEADRH5	EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0	106
EEDATL	EEDATL7	EEDATL6	EEDATL5	EEDATL4	EEDATL3	EEDATL2	EEDALT1	EEDATL0	106
EEDATH	—	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	106
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	—	CCP2IE	91
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	-	CCP2IF	95

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Legend: — = unimplemented read as '0'. Shaded cells are not used by Data EEPROM module.

Page provides register information.

12.0 I/O PORTS

Depending on the device selected and peripherals enabled, there are two ports available. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:


- TRISx registers (data direction register)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same affect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1: GENERIC I/O PORT OPERATION



12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCONx) registers are used to steer specific peripheral input and output functions between different pins. The APFCONx registers are shown in Register 12-1 and Register 12-2. For this device family, the following functions can be moved between different pins.

- RX/DT
- SDO1
- SS1 (Slave Select 1)
- P2B
- CCP2/P2A
- P1D
- P1C
- CCP1/P1A
- TX/CK

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	
bit 7							bit 0	
Legend:								
R = Readable	hit	W = Writable b	sit	U = Unimpleme	nted bit read a	ас 'O'		
u = Bit is unch		x = Bit is unkn		-n/n = Value at	-		or Posots	
'1' = Bit is set	angeu	'0' = Bit is clea					61 1163613	
			lieu					
bit 7		n Selection bit nction is on RB	1					
		nction is on RB						
bit 6	SDO1SEL: Pi	n Selection bit						
	0 = SDO1 function is on RB2							
		nction is on RA6	i					
bit 5	SS1SEL: Pin 0 = SS1 func							
	1 = SS1 func							
bit 4	P2BSEL: Pin	Selection bit						
	0 = P2B func	tion is on RB7						
	1 = P2B func	tion is on RA6						
bit 3	CCP2SEL: Pi							
		A function is on						
L 1 0		A function is on	RA/					
bit 2	P1DSEL: Pin 0 = P1D func							
	1 = P1D func							
bit 1	P1CSEL: Pin							
	0 = P1C func							
	1 = P1C func	tion is on RA7						
bit 0	CCP1SEL: Pi	n Selection bit						
		A function is on						
	1 = CCP1/P1	A function is on	RB0					

REGISTER 12-1: APFCON0: ALTERNATE PIN FUNCTION CONTROL REGISTER 0

Note 1: PIC16F/LF1827 only.

REGISTER 12-2: APFCON1: ALTERNATE PIN FUNCTION CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	
	—	—	—	—	—	—	TXCKSEL	
bit 7						•	bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared						
bit 7-1	Unimplement	ed: Read as '0'						
bit 0 TXCKSEL: Pin Selection bit								
	0 = TX/CK fu	nction is on RB2	2					
	1 = TX/CK fu	nction is on RB5	5					
	2		-					

12.2 PORTA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-4). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA5, which is input only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-3) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-4) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSELA register must be initialized to			
	configure an analog channel as a digital			
	input. Pins configured as analog inputs will			
	read '0'.			

EXAMPLE 12-1: INITIALIZING PORTA

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	0Ch	;Set RA<3:2> as inputs
MOVWF	TRISA	;and set RA<7:4,1:0>
		;as outputs

REGISTER 12-3: PORTA: PORTA REGISTER

RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 bit 7	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
bit 7	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
	bit 7			•				bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0	RA<7:0>: PORTA I/O Value bits ⁽¹⁾
	1 = Port pin is > Vін
	0 = Port pin is < VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

'1' = Bit is set

REGISTER 12-4: TRISA: PORTA TRI-STATE REGISTER

u = Bit is unchanged $x = Bit is unknown$		-n/n = Value at POR and BOR/Value at all other Resets					
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
Legend:							
bit 7							bit 0
TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1

bit 7-6	TRISA<7:6>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 5	TRISA5: RA5 Port Tri-State Control bit This bit is always '1' as RA5 is an input only
bit 4-0	TRISA<4:0>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

'0' = Bit is cleared

REGISTER 12-5: LATA: PORTA DATA LATCH REGISTER

R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATA7	LATA6	—	LATA4	LATA3	LATA2	LATA1	LATA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	LATA<7:6>: RA<7:6> Output Latch Value bits ⁽¹⁾
---------	---

bit 5 Unimplemented: Read as '0

bit 4-0 LATA<4:0>: RA<4:0> Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

U-0	U-0	R/W-1/1	U-0	U-0	U-0	U-0	U-0				
—	—	WPUA5		_	—		—				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
u = Bit is unch	u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set '0' = Bit is cleared											
bit 7-6 Unimplemented: Read as '0'											
bit 5 WPUA5: Weak Pull-up RA5 Control bit											
If \overline{MCLRE} in Configuration Word 1 = 0, \overline{MCLR} is disabled):											
1 = Weak Pull-up enabled ⁽¹⁾											
<u> </u>											
If \overline{MCLRE} in Configuration Word 1 = 1, \overline{MCLR} is enabled):											
Weak Pull-up is always enabled.											
bit 4-0	Unimplemen	ted: Read as '	כי								
			I register mus	t he cleared fo		Note 1. Clobal WOULEN bit of the ODTION register must be cleared for individual pull upp to be enabled					

REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

12.2.1 ANSELA REGISTER

The ANSELA register (Register 12-7) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISA register (Register 12-4) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the

TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSELA register must be initialized to
	configure an analog channel as a digital
	input. Pins configured as analog inputs will
	read '0'.

REGISTER 12-7: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—			ANSA4	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

- bit 4-0 ANSA<4:0>: Analog Select between Analog or Digital Function on pins RA<4:0>, respectively
 - 0 = Digital I/O. Pin is assigned to port or digital special function.
 - 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
- **Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

<u>RA0</u>

- 1. SDO2 (PIC16F/LF1827 only)
- 2. RA0

RA1

- 1. <u>SS2</u> (PIC16F/LF1827 only)
- 2. RA1

<u>RA2</u>

- 1. DACOUT (DAC)
- 2. RA2

<u>RA3</u>

- 1. SRQ (SR Latch)
- 2. CCP3 (PIC16F/LF1827 only)
- 3. C1OUT (Comparator)
- 4. RA3

RA4

- 1. SRNQ (SR Latch)
- 2. CCP4 (PIC16F/LF1827 only)
- 3. TOCKI
- 4. C2OUT (Comparator)
- 5. RA4

<u>RA5</u>

Input only pin.

<u>RA6</u>

- 1. OSC2 (enabled by Configuration Word)
- 2. CLKOUT
- 3. CLKR
- 4. SDO1
- 5. P1D
- 6. P2B (PIC16F/LF1827 only)
- 7. RA6

<u>RA7</u>

- 1. OSC1/CLKIN (enabled by Configuration Word)
- 2. P1C
- 3. CCP2 (PIC16F/LF1827 only)
- 4. P2A (PIC16F/LF1827 only)
- 5. RA7

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
LATA	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	120
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	119
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
WPUA	_		WPUA5	_					121

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

TABLE 12-2: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

12.3 PORTB and TRISB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 12-9). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-2 shows how to initialize PORTB.

Reading the PORTB register (Register 12-8) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISB register (Register 12-9) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'. Example 12-2 shows how to initialize PORTB.

EXAMPLE 12-2: INITIALIZING PORTB

BANKSEL	PORTB	;
CLRF	PORTB	;Init PORTB
BANKSEL	ANSELB	
CLRF	ANSELB	;Make RB<7:0> digital
BANKSEL	TRISB	;
MOVLW	B'11110000'	;Set RB<7:4> as inputs
		;and RB<3:0> as outputs
MOVWF	TRISB	;

Note: The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

12.3.1 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:0> enable or disable each pull-up (see Register 12-11). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the WPUEN bit of the OPTION register.

12.3.2 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Power-on Reset. Reference **Section 13.0 "Interrupt-On-Change"** for more information.

REGISTER 12-8: PORTB: PORTB REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
bit 7				•		•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value at POR and BOR/Value at all other Rese			
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **RB<7:0>**: PORTB I/O Pin bit 1 = Port pin is > VIH 0 = Port pin is < VIL

REGISTER 12-9: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TRISB<7:0>:** PORTB Tri-State Control bit 1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

REGISTER 12-10: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 |
| bit 7 | | | • | • | | | bit 0 |

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other	
u = Bit is unchanged $x = Bit is unknown$ $u = n/n = Value at POR and ROP Value at all other$	
	Resets
'1' = Bit is set '0' = Bit is cleared	

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0		
bit 7							bit 0		
Legend:									
R = Readable b	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown			iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

REGISTER 12-11: WPUB: WEAK PULL-UP PORTB REGISTER

bit 7-0 **WPUB<7:0>**: Weak Pull-up Register bits

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

12.3.3 ANSELB REGISTER

The ANSELB register (Register 12-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no affect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISB register (Register 12-9) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the

TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

REGISTER 12-12: ANSELB: PORTB ANALOG SELECT REGISTER

R/W-1/1	U-0						
ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 **ANSB<7:1>**: Analog Select between Analog or Digital Function on Pins RB<7:1>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

bit 0 Unimplemented: Read as '0'

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

12.3.4 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions, such as the EUSART RX signal, override other port functions and are included in the priority list.

<u>RB0</u>

- 1. P1A
- 2. RB0

<u>RB1</u>

- 1. SDA1
- 2. RX/DT
- 3. RB1

RB2

- 1. SDA2 (PIC16F/LF1827 only)
- 2. TX/CK
- 3. RX/DT
- 4. SDO1
- 5. RB2

<u>RB3</u>

- 1. MDOUT
- 2. CCP1/P1A
- 3. RB3

RB4

- 1. SCL1
- 2. SCK1
- 3. RB4

<u>RB5</u>

- 1. SCL2 (PIC16F/LF1827 only)
- 2. TX/CK
- 3. SCK2 (PIC16F/LF1827 only)
- 4. P1B
- 5. RB5

<u>RB6</u>

- 1. ICSPCLK (Programming)
- 2. T10SI
- 3. P1C
- 4. CCP2 (PIC16F/LF1827 only)
- 5. P2A (PIC16F/LF1827 only)
- 6. RB6

<u>RB7</u>

- 1. ICSPDAT (Programming)
- 2. T10SO
- 3. P1D
- 4. P2B (PIC16F/LF1827 only)
- 5. RB7

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	128
LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	126
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	126
TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	127
\ ۱	LATB7 WPUEN RB7 TRISB7 WPUB7	LATB7 LATB6 WPUEN INTEDG RB7 RB6 TRISB7 TRISB6 WPUB7 WPUB6	LATB7 LATB6 LATB5 WPUEN INTEDG TMR0CS RB7 RB6 RB5 TRISB7 TRISB6 TRISB5 WPUB7 WPUB6 WPUB5	LATB7 LATB6 LATB5 LATB4 WPUEN INTEDG TMR0CS TMR0SE RB7 RB6 RB5 RB4 TRISB7 TRISB6 TRISB5 TRISB4 WPUB7 WPUB6 WPUB5 WPUB4	LATB7LATB6LATB5LATB4LATB3WPUENINTEDGTMR0CSTMR0SEPSARB7RB6RB5RB4RB3TRISB7TRISB6TRISB5TRISB4TRISB3WPUB7WPUB6WPUB5WPUB4WPUB3	LATB7LATB6LATB5LATB4LATB3LATB2WPUENINTEDGTMR0CSTMR0SEPSAPS2RB7RB6RB5RB4RB3RB2TRISB7TRISB6TRISB5TRISB4TRISB3TRISB2	LATB7LATB6LATB5LATB4LATB3LATB2LATB1WPUENINTEDGTMR0CSTMR0SEPSAPS2PS1RB7RB6RB5RB4RB3RB2RB1TRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1WPUB7WPUB6WPUB5WPUB4WPUB3WPUB2WPUB1	LATB7LATB6LATB5LATB4LATB3LATB2LATB1LATB0WPUENINTEDGTMR0CSTMR0SEPSAPS2PS1PS0RB7RB6RB5RB4RB3RB2RB1RB0TRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISB0WPUB7WPUB6WPUB5WPUB4WPUB3WPUB2WPUB1WPUB0

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

PIC16F/LF1826/27

NOTES:

13.0 INTERRUPT-ON-CHANGE

The PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORTB pin, or combination of PORTB pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- · Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

13.1 Enabling the Module

To allow individual PORTB pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

13.2 Individual Pin Configuration

For each PORTB pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCBPx bit of the IOCBP register is set. To enable a pin to detect a falling edge, the associated IOCBNx bit of the IOCBN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCBPx bit and the IOCBNx bit of the IOCBP and IOCBN registers, respectively.

13.3 Interrupt Flags

The IOCBFx bits located in the IOCBF register are status flags that correspond to the interrupt-on-change pins of PORTB. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCBFx bits.

13.4 Clearing Interrupt Flags

The individual status flags, (IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 13-1:

MOVLW 0xff XORWF IOCBF, W ANDWF IOCBF, F

13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCBF register will be updated prior to the first instruction executed out of Sleep.

'1' = Bit is set

u = Bit is unchanged x = Bit is unknown			lown	-n/n = Value at POR and BOR/Value at all other Resets						
R = Readable bit W		W = Writable	bit	U = Unimplemented bit, read as '0'						
Legend:										
bit 7	•	•				•	bit 0			
IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0			
R/W-0/0	R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0				R/W-0/0	R/W-0/0	R/W-0/0			

REGISTER 13-1: IOCBP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER

bit 7-0 IOCBP<7:0>: Interrupt-on-Change Positive Edge Enable bits

'0' = Bit is cleared

- 1 = Interrupt-on-change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-change disabled for the associated pin

REGISTER 13-2: IOCBN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | IOCBN3 | IOCBN2 | IOCBN1 | IOCBN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 IOCBN<7:0>: Interrupt-on-Change Negative Edge Enable bits

- 1 = Interrupt-on-change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-change disabled for the associated pin

REGISTER 13-3: IOCBF: INTERRUPT-ON-CHANGE FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | IOCBF3 | IOCBF2 | IOCBF1 | IOCBF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Bit is set by hardware

bit 7-0 IOC

IOCBF<7:0>: Interrupt-on-Change Flag bits

- 1 = An enabled change was detected on the associated pin.
 - Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.






TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	128
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	132
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	132
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	132
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by interrupt-on-change.

PIC16F/LF1826/27

NOTES:

14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

14.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC, Comparators, and DAC is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.


The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 15.0** "**Analog-to-Digital Converter** (**ADC**) **Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 17.0 "Comparator Module" for additional information.

14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 29.0** "**Electrical Specifications**" for the minimum delay requirement.

FIGURE 14-1: VOLTAGE REFERENCE BLOCK DIAGRAM



© 2009 Microchip Technology Inc.

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY ⁽¹⁾	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is un	nchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared	q = Value de	pends on conditi	ion	
bit 7	0 = Fixed Vol	d Voltage Refe Itage Referenc Itage Referenc	e is disabled	bit			
bit 6	0 = Fixed Vol	ed Voltage Ref tage Referenc tage Referenc	e output is no	t ready or not e	enabled		
bit 5-4	Reserved: Re	ead as 'o'. Mai	ntain these bit	ts clear.			
bit 3-2	00 = Compara 01 = Compara 10 = Compara	ator and DAC I ator and DAC I ator and DAC I	Fixed Voltage Fixed Voltage Fixed Voltage	Reference Per Reference Per Reference Per	ference Selectic ripheral output is ripheral output is ripheral output is ripheral output is	s off. s 1x (1.024V) s 2x (2.048V) ⁽²	
bit 1-0	00 = ADC Fix 01 = ADC Fix 10 = ADC Fix	ed Voltage Rei ed Voltage Rei ed Voltage Rei	ference Peripl ference Peripl ference Peripl	nce Selection I heral output is heral output is heral output is heral output is	off. 1x (1.024V) 2x (2.048V) ⁽²⁾		
Note 1: F	FVRRDY is always	s '1' on devices	with the LDC) (PIC16F1826	5/27).		

REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

2: Fixed Voltage Reference output cannot exceed VDD.

TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE FVR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136

Legend: Shaded cells are unused by the FVR module.


15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result register (ADRES). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

FIGURE 15-1: ADC BLOCK DIAGRAM

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



© 2009 Microchip Technology Inc.

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input buf-
	fer to conduct excess current.

15.1.2 CHANNEL SELECTION

There are 14 channel selections available:

- AN<11:0> pins
- DAC Output
- FVR (Fixed Voltage Reference) Output

Refer to Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2 "ADC Operation"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR

The ADNREF bits of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more details on the fixed voltage reference.

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 29.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note:	Unless using the FRC, any changes in the
	system clock frequency will change the
	ADC clock frequency, which may
	adversely affect the ADC result.

TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock P	eriod (TAD)	Device Frequency (Fosc) Device Frequency (Fosc)									
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz				
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs				
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs				
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾				
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾				
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾				
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾				
Frc	x11	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)				

Legend: Shaded cells are outside of recommended range.

Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.



ICY -	TAD TAD1	TAD2	TAD3	Tad4	TAD5	TAD6	TAD7	Tad8	TAD9	Tad10	Tad11	1
	≜	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	
	Conve	rsion sta	arts									
Ho	lding capa	icitor is	discon	nected	from a	inalog i	input (t	ypically	/ 100 n	ıs)		
												l
Set	GO bit						↓					
								ig cycle ESL is		d, GO b	oit is cle	eared,
					Δ	DIF hit	ie ept	holding	a cana	citor is	connec	cted to analog

15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.


Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

Please refer to **Section 8.0** "Interrupts" for more information.

FIGURE 15-3: 10-BIT A/D CONVERSION RESULT FORMAT



15.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

15.2 ADC Operation

15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the						
	same instruction that turns on the ADC.						
	Refer to Section 15.2.6 "A/D Conver-						
	sion Procedure".						

15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note:	A device Reset forces all registers to their					
	Reset state. Thus, the ADC module is					
	turned off and any pending conversion is					
	terminated.					

15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

15.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

TABLE 15-2: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16F/LF1826	ECCP1
PIC16F/LF1827	CCP4

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 23.0 "Capture/Compare/PWM Modules (ECCP1, ECCP2, CCP3, CCP4)" for more information.

15.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRIS register)
 - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - · Select ADC input channel
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - · Enable ADC interrupt
 - Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 15.3 "A/D Acquisition Requirements".

EXAMPLE 15-1: A/D CONVERSION

;This code block configures the ADC ; for polling, Vdd and Vss references, Frc ; clock and AN0 input. ;Conversion start & polling for completion ; are included. ; BANKSEL ADCON1 B'11110000' ;Right justify, Frc MOVLW ;clock MOVWF ADCON1 ;Vdd and Vss Vref BANKSEL TRISA ; TRISA,0 BSF ;Set RA0 to input BANKSEL ANSEL ; BSF ANSEL,0 ;Set RA0 to analog BANKSEL ADCON0 ; B'00000001' ;Select channel AN0 MOVLW MOVWF ADCON0 ;Turn ADC On SampleTime ;Acquisiton delay CALL ADCON0, ADGO ;Start conversion BSF BTFSC ADCON0, ADGO ; Is conversion done? GOTO \$-1 ;No, test again BANKSEL ADRESH ; MOVF ADRESH,W ;Read upper 2 bits RESULTHI MOVWF ;store in GPR space BANKSEL ADRESL ; ADRESL,W MOVF ;Read lower 8 bits MOVWF RESULTLO ;Store in GPR space

15.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 15-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0						
—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
bit 6-2	CHS<4:0>: Analog Channel Select bits
	00000 = ANO
	00001 = AN1
	00010 = AN2
	00011 = AN3
	00100 = AN4
	00101 = AN5
	00110 = AN6
	00111 = AN7
	01000 = AN8
	01001 = AN9
	01010 = AN10
	01011 = AN11
	01100 = Reserved. No channel connected.
	•
	11101 = Reserved. No channel connected.
	$11101 = DAC \text{ output}^{(1)}$
	11111 = FVR (Fixed Voltage Reference) Buffer 1 Output ⁽²⁾
bit 1	GO/DONE: A/D Conversion Status bit
	 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed. 0 = A/D conversion completed/not in progress
bit 0	ADON: ADC Enable bit
	1 = ADC is enabled
	0 = ADC is disabled and consumes no operating current
Note 1:	See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information.
0.	Cos Costion 44.0 "Fixed Valence Defenses (FVD)" for more information

2: See Section 14.0 "Fixed Voltage Reference (FVR)" for more information.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
ADFM	ADCS2	ADCS1	ADCS0		ADNREF	ADPREF1	ADPREF0
bit 7			•			1 	bit (
Legend:							
R = Readable bit		W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is und	changed	x = Bit is unk	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is se	t	'0' = Bit is cleared					
bit 7	 ADFM: A/D Result Format Select bit 1 = Right justified. Six Most Significant bits of ADRESH are set to '0' when the conversion result is loaded. 0 = Left justified. Six Least Significant bits of ADRESL are set to '0' when the conversion result is loaded. 						
bit 6-4	000 = Fosc/2 001 = Fosc/3 010 = Fosc/3 011 = Frc (cl 100 = Fosc/4 101 = Fosc/1 110 = Fosc/6	3 32 lock supplied fi l 6 34	rom a dedicate	t bits d RC oscillator d RC oscillator			
bit 3	Unimplemen	ted: Read as	0'				
bit 2	ADNREF: A/D Negative Voltage Reference Configuration bit 0 = VREF- is connected to AVss 1 = VREF- is connected to external VREF-						
bit 1-0	ADPREF<1:0>: A/D Positive Voltage Reference Configuration bits 00 = VREF+ is connected to AVDD 01 = Reserved 10 = VREF+ is connected to external VREF+ 11 = VREF+ is connected to internal fixed voltage reference						

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2		
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable	U = Unimplemented bit, read as '0'						
u = Bit is unchanged x = Bit is unknown				-n/n = Value at POR and BOR/Value at all other Resets					

REGISTER 15-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper 8 bits of 10-bit conversion result

'1' = Bit is set

REGISTER 15-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

'0' = Bit is cleared

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES1 | ADRES0 | — | — | — | — | _ | — |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6ADRES<1:0>: ADC Result Register bits
Lower 2 bits of 10-bit conversion resultbit 5-0Reserved: Do not use.

© 2009 Microchip Technology Inc.

REGISTER 15-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—	—	—	—	—	ADRES9	ADRES8	
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'		
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper 2 bits of 10-bit conversion result

REGISTER 15-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower 8 bits of 10-bit conversion result

15.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega$ 5.0V VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} (1 - \frac{1}{(2^{n+1}) - 1}) ; combining [1] and [2]$$

Note: *Where* n = number *of bits of the ADC.*

Solving for TC:

Æ

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/511)$$

= $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.001957)$
= $1.12\mu s$

Therefore:

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05Ms/^{\circ}C)]$$


= 4.42\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.


- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

© 2009 Microchip Technology Inc.

FIGURE 15-4: ANALOG INPUT MODEL







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	143
ADCON1	ADFM	ADCS2	ADCS1	ADCS0	—	ADNREF	ADPREF1	ADPREF0	144
ADRESH	A/D Result I	Register High	1						146*
ADRESL	A/D Result I	Register Low							146*
ANSELA	—	_	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	128
CCPxCON	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204
INTCON	GIE	PEIE	TMR0IE	INTE	IOCE	TMR0IF	INTF	IOCF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136
DACCON0	DACEN	DACLPS	DACOE	—	DACPSS1	DACPSS0	—	DACNSS	154
DACCON1	—	_	—	DACR4	DACR3	DACR2	DACR1	DACR0	154

TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: — = unimplemented read as '0'. Shaded cells are not used for ADC module. * Page provides register information.

NOTES:

16.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

EQUATION 16-1: DAC OUTPUT VOLTAGE

$$Vout = \left((Vsrc+ - Vsrc-) \times \frac{DACR < 4:0>}{32} \right) + Vsrc-$$

Vsrc+ = Vdd, Vref+ or FVR1
Vsrc- = Vss or Vref-

16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 29.0** "**Electrical Specifications**".

16.3 Low-Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSRC+), or the negative voltage source, (VSRC-) can be disabled. The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the positive voltage source.

16.4 Output Clamped to Positive Voltage Source

The DAC output voltage can be set to VsRc+ with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACRx bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 16.6 "DAC Voltage Reference Output"** for more information.

16.5 Output Clamped to Negative Voltage Source

The DAC output voltage can be set to VSRC- with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper negative source.
- Configuring the DACRx bits to '00000' in the DACCON1 register.

This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

16.6 DAC Voltage Reference Output

The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 16-2 shows an example buffering technique.

FIGURE 16-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM





FIGURE 16-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



16.7 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

16.8 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DAC1R<4:0> range select bits are cleared.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
DACEN	DACLPS	DACOE	—	DACPSS1	DACPSS0	—	DACNSS
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	DACEN: DAG						
	1 = DAC is e 0 = DAC is d						
bit 6			Voltago Stato	Soloot bit			
DILO		AC Low-Power	•				
		gative reference					
bit 5		C Voltage Outp					
	1 = DAC volt	age level is als	o an output o	n the DACOUT			
		•		om the DACOU	T pin		
bit 4	Unimplemen	ted: Read as '	0'				
bit 3-2		D>: DAC Positiv	ve Source Se	lect bits			
	00 = VDD 01 = VREF+						
	10 = VREF + 10 = FVR Bi	uffer2 output					
		ed, do not use					
bit 1	Unimplemen	ted: Read as '	0'				
bit 0	DACNSS: DA	AC Negative So	ource Select b	oits			
	1 = VREF-						
	0 = Vss						

REGISTER 16-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

REGISTER 16-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	DACR4	DACR3	DACR2	DACR1	DACR0
bit 7							bit 0

Legend:			
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged x =		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is s	set	'0' = Bit is cleared	
bit 7-5	Unimpler	nented: Read as '0'	
bit 4-0	DACR<4:	0>: DAC Voltage Output Sel	lect bits
	Vout = ((\	/src+) - (Vsrc-))*(DACR<4	:0>/(2 ⁵)) + Vsrc-

Note 1: The output select bits are always right justified to ensure that any number of bits can be used without affecting the register layout.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS	154
DACCON1	_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	154

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the DAC module.

NOTES:

17.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:


- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- Programmable and fixed voltage reference

17.1 Comparator Overview

A single comparator is shown in Figure 17-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

FIGURE 17-1:

SINGLE COMPARATOR






FIGURE 17-2: COMPARATOR 1 MODULE SIMPLIFIED BLOCK DIAGRAM




FIGURE 17-3: COMPARATOR 2 MODULE SIMPLIFIED BLOCK DIAGRAM

17.2 Comparator Control

Each comparator has 2 control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 17-1) contain Control and Status bits for the following:

- Enable
- · Output selection
- Output polarity
- · Speed/Power selection
- · Hysteresis enable
- · Output synchronization

The CMxCON1 registers (see Register 17-2) contain Control bits for the following:

- · Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

17.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- · CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set

Note 1:	The CxOE bit of the CMxCON0 register
	overrides the PORT data latch. Setting
	the CxON bit of the CMxCON0 register
	has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

17.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 17-1 shows the output state versus input conditions, including polarity control.

TABLE 17-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	0
CxVN < CxVP	1	1

17.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

17.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

These hysteresis levels change as a function of the comparator's Speed/Power mode selection.

Table 17-2 shows the hysteresis levels.

TABLE 17-2: HYSTERESIS LEVELS

CxSP	CxHYS Enabled	CxHYS Disabled
0	± 3mV	<< ± 1mV
1	± 20mV	± 3mV

These levels are approximate.

See **Section 29.0 "Electrical Specifications"** for more information.

17.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 20.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

17.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 17-2) and the Timer1 Block Diagram (Figure 20-1) for more information.

17.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

17.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- C1IN+ or C2IN+ analog pin
- DAC
- FVR (Fixed Voltage Reference)
- · Vss (Ground)

Note:	For C1 on the PIC16F1826/7 devices, this
	selection changes to the C12IN+ pin.

See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more information on the Fixed Voltage Reference module.

See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

17.7 **Comparator Negative Input** Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog
	input, the appropriate bits must be set in
	the ANSEL register and the corresponding
	TRIS bits must also be set to disable the
	output drivers.

17.8 **Comparator Response Time**

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 29.0 "Electrical Specifications" for more details.

17.9 Interaction with ECCP Logic

The C1 and C2 comparators can be used as general purpose comparators. Their outputs can be brought out to the C1OUT and C2OUT pins. When the ECCP Auto-Shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.

FIGURE 17-4: ANALOG INPUT MODEL

VDD Analog Input VT ≈ 0.6V pin RIC Rs < 10K To Comparator $\Lambda \Lambda$ ILEAKAGE(1) CPIN VT ≈ 0.6V 5 pF Vss Legend: CPIN = Input Capacitance ILEAKAGE = Leakage Current at the pin due to various junctions RIC = Interconnect Resistance Rs = Source Impedance VA = Analog Voltage Vт = Threshold Voltage Note 1: See Section 29.0 "Electrical Specifications".

17.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 17-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of 10 k Ω is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0			
CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC			
bit 7						•	bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'				
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value	at POR and BC	R/Value at all	other Resets			
'1' = Bit is set	-	'0' = Bit is cle	ared							
bit 7		parator Enable								
	-	ator is enabled a ator is disabled	and consumes	no active pov	ver					
bit 6	CxOUT: Cor	nparator Output	bit							
		⊥ (inverted polar	<u>ity):</u>							
	-	1 = CxVP < CxVN								
	0 = CxVP > CxVN <u>If CxPOL = 0 (non-inverted polarity):</u>									
	1 = CxVP > CxVN									
	0 = CxVP <	CxVN								
bit 5		parator Output I								
	drive the	e pin. Not affect		Requires that	the associated T	RIS bit be clea	red to actually			
		is internal only								
bit 4		mparator Output		ct bit						
		ator output is inv ator output is no								
bit 3		nted: Read as '								
bit 2	-			it						
Sit 2	CxSP: Comparator Speed/Power Select bit 1 = Comparator operates in normal power, higher speed mode									
		ator operates in								
bit 1	CxHYS: Cor	mparator Hyster	esis Enable bi	t						
	 1 = Comparator hysteresis enabled 0 = Comparator hysteresis disabled 									
hit O	-	•		ia Mada hit						
bit 0		omparator Outp			nous to changes	on the Timor	clock source			
		updated on the								
		ator output to T								

REGISTER 17-1: CMxCON0: COMPARATOR X CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
CxINTP	CxINTN	CxPCH1	CxPCH0	_	_	CxNCH1	CxNCH0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
u = Bit is uncl	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	OR/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	CxINTP: Comparator Interrupt on Positive Going Edge Enable bits 1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit 0 = No interrupt flag will be set on a positive going edge of the CxOUT bit						
bit 6	 CxINTN: Comparator Interrupt on Negative Going Edge Enable bits 1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit 0 = No interrupt flag will be set on a negative going edge of the CxOUT bit 						
bit 5-4	CxPCH<1:0>: Comparator Positive Input Channel Select bits 00 = CxVP connects to CxIN+ pin 01 = CxVP connects to CVDAC 10 = CxVP connects to FVR Voltage Reference For C1: 11 = CxVP connects to C12IN+ pin For C2: 11 = CxVP connects to Vss						
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1-0	CxNCH<1:0>: Comparator Negative Input Channel Select bits 00 = CxVN connects to C12IN0- pin 01 = CxVN connects to C12IN1- pin 10 = CxVN connects to C12IN2- pin 11 = CxVN connects to C12IN3- pin						

REGISTER 17-2: CMxCON1: COMPARATOR CX CONTROL REGISTER 1

REGISTER 17-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
_					—	MC2OUT MC1OUT	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

DIL 7-2	Unimplemented: Read as 0
bit 1	MC2OUT: Mirror Copy of C2OUT bit
bit 0	MC10UT: Mirror Copy of C10UT bit

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
CMxCON0	CxON	CxOUT	CxOE	CxPOL	—	CxSP	CxHYS	CxSYNC	163
CMxCON1	CxNTP	CxINTN	CxPCH1	CxPCH0	_	—	CxNCH1	CxNCH0	164
CMOUT	_	—	_	—	—	—	MC2OUT	MC1OUT	164
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0		DACNSS	154
DACCON1	_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	154
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
LATA	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	120
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE ⁽¹⁾	91
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	—	CCP2IF ⁽¹⁾	95
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	119
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PIC16F/LF1827 only.

NOTES:

18.0 SR LATCH

The module consists of a single SR Latch with multiple Set and Reset inputs as well as separate latch outputs. The SR Latch module includes the following features:

- · Programmable input selection
- SR Latch output is available externally
- Separate Q and \overline{Q} outputs
- · Firmware Set and Reset

The SR Latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

18.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by:

- Software control (SRPS and SRPR bits)
- · Comparator C1 output (SYNCC1OUT)
- Comparator C2 output (SYNCC2OUT)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to Set or Reset the SR Latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR Latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 17.0 "Comparator Module" and Section 20.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR Latch.

An internal clock source is available that can periodically set or reset the SR Latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to Set or Reset the SR Latch, respectively.

Note:	Enabling both the Set and Reset inputs
	from any one source at the same time may
	result in indeterminate operation, as the
	Reset dominance cannot be assured.

18.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and \overline{Q} latch outputs. Both of the SR Latch outputs may be directly output to an I/O pin at the same time.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

18.3 Effects of a Reset

Upon any device Reset, the SR Latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.




FIGURE 18-1: SR LATCH SIMPLIFIED BLOCK DIAGRAM

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

TABLE 18-1: SRCLK FREQUENCY TABLE

REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	S = Bit is set only

bit 7	SRLEN: SR Latch Enable bit 1 = SR Latch is enabled 0 = SR Latch is disabled
bit 6-4	SRCLK<2:0>: SR Latch Clock Divider bits 000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock 100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock 111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock
bit 3	SRQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR Latch is disabled
bit 2	SRNQEN: SR Latch \overline{Q} Output Enable bit <u>If SRLEN = 1</u> : 1 = \overline{Q} is present on the SRnQ pin 0 = External \overline{Q} output is disabled <u>If SRLEN = 0</u> : SR Latch is disabled
bit 1	 SRPS: Pulse Set Input of the SR Latch bit⁽¹⁾ 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input.
bit 0	 SRPR: Pulse Reset Input of the SR Latch bit⁽¹⁾ 1 = Pulse reset input for 1 Q-clock period 0 = No effect on reset input.
Note 1: Set	only, always reads back 'o'.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E			
bit 7	0.000.12	0.00011	0.100.1	0	0.1110112	0	bit 0			
Legend:										
R = Readable		W = Writable	bit	•	nented bit, read					
u = Bit is unch	nanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	CDCDE. CD	Latch Porinhor	al Sot Enable k	sit						
DIL 7		Latch Peripher h is set when th								
		has no effect or			า					
bit 6	SRSCKE: SF	R Latch Set Clo	ck Enable bit							
		t of SR Latch is								
	0 = SRCLK I	has no effect o	n the set input	of the SR Latc	h					
bit 5		R Latch C2 Set								
		h is set when th								
L:1		Parator output		n the set input	of the SR Latch	1				
bit 4				tor output is h	ich					
		h is set when th parator output			of the SR Latch	ı				
bit 3		Latch Peripher		•						
		h is reset when								
	0 = SRI pin I	has no effect o	n the reset inpu	ut of the SR La	tch					
bit 2	SRRCKE: SI	R Latch Reset	Clock Enable b	bit						
1 = Reset input of SR Latch is pulsed with SRCLK										
	0 = SRCLK has no effect on the reset input of the SR Latch									
bit 1	SRRC2E: SR Latch C2 Reset Enable bit									
		h is reset when				ch				
bit 0		 0 = C2 Comparator output has no effect on the reset input of the SR Latch SRRC1E: SR Latch C1 Reset Enable bit 								
		h is reset when		arator outout is	hiah					
					ut of the SR Lat	ch				
				F						

REGISTER 18-2: SRCON1: SR LATCH CONTROL 1 REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—		_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	169
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	170
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120

TABLE 18-2: SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the SR Latch module.

NOTES:

19.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- · Programmable internal or external clock source
- · Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 19-1 is a block diagram of the Timer0 module.

19.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

19.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

FIGURE 19-1: BLOCK DIAGRAM OF THE TIMER0

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.


19.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.



19.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION register.

Note:	The Watchdog Timer (WDT) uses its own			
	independent prescaler.			

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

19.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the				
	processor from Sleep since the timer is				
	frozen during Sleep.				

19.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 29.0 "Electrical Specifications"**.

19.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1			
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0			
bit 7						•	bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'				
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	WPUEN: We	ak Pull-up Enal	ble bit							
		pull-ups are dis								
	-	ll-ups are enabl	•	al WPUx latch	values					
bit 6		errupt Edge Sel								
		on rising edge on falling edge								
bit 5	•	ner0 Clock Sou	•							
DIL 5		n on RA4/T0CK								
		nstruction cycle	-	1)						
bit 4		ner0 Source Ec	•	,						
		= Increment on high-to-low transition on RA4/T0CKI pin								
	0 = Increment on low-to-high transition on RA4/T0CKI pin									
bit 3	PSA: Presca	ler Assignment	bit							
	1 = Prescaler is not assigned to the Timer0 module									
		r is assigned to		odule						
bit 2-0	PS<2:0>: Prescaler Rate Select bits									
	Bit	Value Timer0	Rate							
	(000 1:2								
		001 1:4								
		011 1:1 L00 1:3								
		LOO 1.3								
	L									

REGISTER 19-1: OPTION_REG: OPTION REGISTER

TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

1:256

111

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	_	—		CPSRNG1	CPSRNG0	CPSOUT	T0XCS	318
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
TMR0	AR0 Timer0 Module Register								173*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

NOTES:

20.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 3-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP/ECCP)
- · Selectable Gate Source Polarity

- Gate Toggle Mode
- Gate Single-pulse Mode
- Gate Value Status
- Gate Event Interrupt
- Figure 20-1 is a block diagram of the Timer1 module.




FIGURE 20-1: TIMER1 BLOCK DIAGRAM

20.1 **Timer1 Operation**

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 20-1 displays the Timer1 enable selections.

TABLE 20-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

Clock Source Selection 20.2

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 20-2 displays the clock source selections.

20.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

20.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - Timer1 enabled after POR
 - · Write to TMR1H or TMR1L
 - · Timer1 is disabled
 - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TMR1CS1	TMR1CS0	T10SCEN	Clock Source
0	1	x	System Clock (Fosc)
0	0	x	Instruction Clock (Fosc/4)
1	1	x	Capacitive Sensing Oscillator
1	0	0	External Clocking on T1CKI Pin
1	0	1	Osc.Circuit On T1OSI/T1OSO Pins

TABLE 20-2 CLOCK SOURCE SELECTIONS

20.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

20.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

20.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 20.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to asynchronous operation, it is possible to
	skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

20.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

20.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 Gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 Gate can also be driven by multiple selectable sources.

20.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 20-3 for timing details.

TABLE 20-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
↑	1	0	Holds Count
\uparrow	1	1	Counts

20.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 Gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 20-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output SYNCC1OUT (optionally synchronized out)
11	Comparator 2 Output SYNCC2OUT (optionally synchronized out)

^{© 2009} Microchip Technology Inc.

20.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 Gate Control. It can be used to supply an external source to the Timer1 Gate circuitry.

20.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 Gate circuitry.

20.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 Gate Control. The Comparator 1 output (SYNCC1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 17.4.1 "Comparator Output Synchronization**".

20.6.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1 Gate Control. The Comparator 2 output (SYNCC2OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 17.4.1 "Comparator Output Synchronization"**.

20.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 20-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time as
	changing the gate polarity may result in
	indeterminate operation.

20.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software.

Clearing the T1GSPM bit of the T1GCON register will also clear the T1GGO/DONE bit. See Figure 20-5 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 Gate source to be measured. See Figure 20-6 for timing details.

20.6.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GCON bit is valid even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

20.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

20.7 **Timer1 Interrupt**

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

20.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR10N bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

20.9 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 23.0 "Capture/Compare/PWM Modules (ECCP1, ECCP2, CCP3, CCP4)".

20.10 ECCP/CCP Special Event Trigger

When any of the CCP's are configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see Section 15.2.5 "Special Event Trigger".




FIGURE 20-2: TIMER1 INCREMENTING EDGE

PIC16F/LF1826/27





FIGURE 20-4: TIMER1 GATE TOGGLE MODE



IGURE 20-5:	TIMER1 GATE SINGLE-PULSE MODE
TMR1GE	
T1GPOL	
T1GSPM	
T1GGO/ DONE	Cleared by hardware on falling edge of T1GVAL
T1G_IN	Counting enabled on rising edge of T1G
Т1СКІ	
T1GVAL	
TIMER1	N N + 1 N + 2
TMR1GIF	Cleared by software Cleared by software on falling edge of T1GVAL

PIC16F/LF1826/27

TMRIGE TIGPOL TIGPOL TIGSPM TIGTM TIGCO/ DONE Counting enabled on rising edge of TIG TIG_IN TIGLIN TIGLIN TIGVAL TIGVAL TIMERI N N+1 N+1 N+2 N+3 N+4 Cleared by software on falling edge of TIGVAL Cleared by hardware on falling edge of TIGVAL Cleared by software on falling edge of TIGVAL	IGURE 20-6:	TIMER1 GATE SINGLE-	PULSE AND TOGGLE COMBINED MODE
TIGSPM TIGTM TIGGO/ TIGGO/ TIGGO/ TIG_IN TIG_IN TICKI TIGVAL TIMER1 N Set by hardware on rising edge of TIG N+1 N+2 N+3 N+4 Cleared by hardware on falling edge of TIGVAL Cleared by hardware on Cleared b	TMR1GE		
TIGEO/ Set by software DONE Counting enabled on TIG_IN Cleared by hardware on falling edge of TIGVAL TIGVAL TIGVAL TIMER1 N N+1 N+2 N+3 N+4 Set by hardware on falling edge of TIGVAL Cleared by hardware on falling edge of TIGVAL	T1GPOL		
TIGGO/ Set by software DONE Counting enabled on TIG_IN TICKI TIGVAL TIMER1 N N+1 Set by hardware on Cleared by hardware on falling edge of TIGVAL Cleared by hardware on falling edge of TIGVAL TIGVAL N N N N Cleared by Cleared by Cleared by	T1GSPM		
TIGGO/ DONE Counting enabled on rising edge of TIG TIG_IN TICKI TIGVAL TIMER1 N N + 1 N + 2 N + 4 Cleared by	T1GTM		
TIG_IN TIG_IN TICKI TICKI TICKI TIGVAL TIMER1 N Set by hardware on Cleared by		Counting enabled on	falling edge of T1GVAL
T1GVAL T1GVAL TIMER1 N N + 1 N + 2 N + 3 N + 4 Cleared by	T1G_IN		
TIMER1 N N+1 N+2 N+3 N+4 Set by hardware on Cleared by	Т1СКІ		
	T1GVAL		
	TIMER1	Ν	N + 1 N + 2 N + 3 N + 4
	TMR1GIF	Cleared by software	

20.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 20-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 20-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits
	11 = Timer1 clock source is Capacitive Sensing Oscillator (CAPOSC)
	10 = Timer1 clock source is pin or oscillator:
	$\frac{\text{If T10SCEN} = 0}{\text{T10SCEN} = 0}$
	External clock from T1CKI pin (on the rising edge)
	<u>If T1OSCEN = 1</u> : Crystal oscillator on T1OSI/T1OSO pins
	01 = Timer1 clock source is system clock (Fosc)
	00 = Timer1 clock source is instruction clock (Fosc/4)
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value
	01 = 1:2 Prescale value
	00 = 1:1 Prescale value
bit 3	T10SCEN: LP Oscillator Enable Control bit
	1 = Dedicated Timer1 oscillator circuit enabled
	0 = Dedicated Timer1 oscillator circuit disabled
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Control bit
	$\underline{TMR1CS<1:0>} = \underline{1X}$
	1 = Do not synchronize external clock input
	0 = Synchronize external clock input with system clock (Fosc)
	<u>TMR1CS<1:0> = </u> 0X
	This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = $1X$.
bit 1	Unimplemented: Read as '0'
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1
	Clears Timer1 Gate flip-flop

20.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 20-2, is used to control Timer1 Gate.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u				
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0				
bit 7							bit				
Legend:											
R = Readable		W = Writable		-	nented bit, read						
u = Bit is unch	0	x = Bit is unk				R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cle	eared by hardv	vare					
bit 7	TMR1GE: Ti	mer1 Gate Ena	ble bit								
	If TMR1ON =	<u>= 0</u> :									
	This bit is ign										
	If TMR10N =		rolled by the T	imer1 gate func	tion						
		 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function 									
bit 6		ner1 Gate Pola	U U								
		1 = Timer1 gate is active-high (Timer1 counts when gate is high)									
		er1 gate is active-low (Timer1 counts when gate is low)									
bit 5		er1 Gate Toggl									
		ner1 Gate Toggle mode is enabled									
	 Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge. 										
bit 4	•		-	• •							
	T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate										
	0 = Timer1 gate Single-Pulse mode is disabled										
bit 3	T1GGO/DON	IE: Timer1 Gat	e Single-Pulse	e Acquisition Sta	itus bit						
	1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge										
	 Timer1 gate single-pulse acquisition has completed or has not been started This bit is automatically cleared when T1GSPM is cleared. 										
bit 2		ner1 Gate Curr									
	Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).										
bit 1-0	T1GSS<1:0>	: Timer1 Gate	Source Select	bits							
	00 = Timer1	Gate pin									
		overflow outpu									
				ed output (SYNC ed output (SYNC							
			iy syncinonize		02001)						

REGISTER 20-2: T1GCON: TIMER1 GATE CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	128
CCP1CON	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	126
TMR1H	Holding Re	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register						181*	
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register						181*		
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC		TMR10N	185
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	186

TABLE 20-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

PIC16F/LF1826/27

NOTES:

21.0 TIMER2/4/6 MODULES

There are up to three identical Timer2-type modules available. To maintain pre-existing naming conventions, the Timers are called Timer2, Timer4 and Timer6 (also Timer2/4/6).


Note:	The 'x' variable used in this section is used to designate Timer2, Timer4, or Timer6. For example, TxCON references T2CON, T4CON, or T6CON. PRx references PR2,
	PR4, or PR6.

The Timer2/4/6 modules incorporate the following features:

- 8-bit Timer and Period registers (TMRx and PRx, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match with PRx, respectively
- Optional use as the shift clock for the MSSPx modules (Timer2 only)

See Figure 21-1 for a block diagram of Timer2/4/6.

FIGURE 21-1: TIMER2/4/6 BLOCK DIAGRAM



21.1 Timer2/4/6 Operation

The clock input to the Timer2/4/6 modules is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see **Section 21.2 "Timer2/4/6 Interrupt"**).

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMRx register
- · a write to the TxCON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note: TMRx is not cleared when TxCON is written.

21.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIRx register. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE of the PIEx register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

21.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode. Additional information is provided in Section 24.0 "Master Synchronous Serial Port (MSSP1 and MSSP2) Module"

21.4 Timer2/4/6 Operation During Sleep

The Timerx timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
_	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0				
bit 7							bit (
Legend:											
R = Readal	ble bit	W = Writable	bit	U = Unimplem	ented bit. read	d as '0'					
u = Bit is ur		x = Bit is unkr		-n/n = Value at			other Resets				
'1' = Bit is s	-	'0' = Bit is clea									
bit 7	Unimplemen	ted: Read as '	0'								
bit 6-3	TxOUTPS<3:	:0>: Timerx Ou	tput Postscale	r Select bits							
	0000 = 1:1 P	ostscaler									
	0001 = 1:2 Po										
	0010 = 1:3 Po										
		0011 = 1:4 Postscaler									
		0100 = 1:5 Postscaler									
		0101 = 1:6 Postscaler									
		0110 = 1:7 Postscaler 0111 = 1:8 Postscaler									
	1000 = 1.9 Pc										
	1000 = 1:31 C										
	1010 = 1:11 F										
	1011 = 1:12 F										
	1100 = 1:13 F										
	1101 = 1:14 F	Postscaler									
	1110 = 1:15 F	Postscaler									
	1111 = 1:16 F	Postscaler									
bit 2	TMRxON: Tin	nerx On bit									
	1 = Timerx is	1 = Timerx is on									
	0 = Timerx is	off									
bit 1-0	TxCKPS<1:0	>: Timer2-type	Clock Prescal	e Select bits							
		TxCKPS<1:0>: Timer2-type Clock Prescale Select bits 00 = Prescaler is 1									
		01 = Prescaler is 4									
	10 = Prescale										
	11 = Prescale										

REGISTER 21-1: TXCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIE3 ⁽¹⁾	—	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	92
PIR3 ⁽¹⁾	—	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	—	96
PR2	Timer2 Mod	Timer2 Module Period Register							189*
TMR2	Holding Reg	ister for the 8-	-bit TMR2 Tin	ne Base					189*
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	191
PR4	Timer4 Mod	ule Period Re	gister						189*
TMR4	Holding Reg	Holding Register for the 8-bit TMR4 Time Base ⁽¹⁾						189*	
T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	191
PR6	Timer6 Module Period Register							189*	
TMR6	Holding Register for the 8-bit TMR6 Time Base ⁽¹⁾						189*		
T6CON	—	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	191

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Legend: --- = unimplemented read as '0'. Shaded cells are not used for Timer2 module. *

Page provides register information.

Note 1: PIC16F/LF1827 only.

22.0 DATA SIGNAL MODULATOR

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal. Using this method, the DSM can generate the following types of Key Modulation schemes:


- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 22-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.





22.1 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON register. Clearing the MDEN bit in the MDCON register, disables the DSM module by automatically switching the carrier high and carrier low signals to the Vss signal source. The modulator signal source is also switched to the MDBIT in the MDCON register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the MDOUT pin. During the time that the output is disabled, the MDOUT pin will remain low. The modulated output can be disabled by clearing the MDOE bit in the MDCON register.

22.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- CCP1 Signal
- CCP2 Signal
- CCP3 Signal
- CCP4 Signal
- MSSP1 SDO1 Signal (SPI Mode Only)
- MSSP2 SDO2 Signal (SPI Mode Only)
- · Comparator C1 Signal
- · Comparator C2 Signal
- EUSART TX Signal
- External Signal on MDMIN1 pin
- MDBIT bit in the MDCON register

The modulator signal is selected by configuring the MDMS <3:0> bits in the MDSRC register.

22.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- CCP1 Signal
- CCP2 Signal
- CCP3 Signal
- CCP4 Signal
- Reference Clock Module Signal
- · External Signal on MDCIN1 pin
- · External Signal on MDCIN2 pin
- Vss

The carrier high signal is selected by configuring the MDCH <3:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCL <3:0> bits in the MDCARL register.


22.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal can be enabled by setting the MDCHSYNC bit in the MDCARH register. Synchronization for the carrier low signal can be enabled by setting the MDCLSYNC bit in the MDCARL register.

Figure 22-1 through Figure 22-5 show timing diagrams of using various synchronization methods.





EXAMPLE 22-1: NO SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 0)





FIGURE 22-3: CARRIER HIGH SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 0)

Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 1 MDCLSYNC = 0	
Active Carrier State	CARH / both CARL / CARH / both CARL

PIC16F/LF1826/27

FIGURE 22-4:	CARRIER LOW SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 0 MDCLSYNC = 1	
Active Carrier State -	
FIGURE 22-5:	FULL SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 1)



22.5 CARRIER SOURCE POLARITY SELECT

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCARH register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCARL register.

22.6 CARRIER SOURCE PIN DISABLE

Some peripherals assert control over their corresponding output pin when they are enabled. For example, when the CCP1 module is enabled, the output of CCP1 is connected to the CCP1 pin.

This default connection to a pin can be disabled by setting the MDCHODIS bit in the MDCARH register for the carrier high source and the MDCLODIS bit in the MDCARL register for the carrier low source.

22.7 PROGRAMMABLE MODULATOR DATA

The MDBIT of the MDCON register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

22.8 MODULATOR SOURCE PIN DISABLE

The modulator source default connection to a pin can be disabled by setting the MDMSODIS bit in the MDSRC register.

22.9 MODULATED OUTPUT POLARITY

The modulated output signal provided on the MDOUT pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON register.

22.10 SLEW RATE CONTROL

When modulated data streams of 20 MHz or greater are required, the slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the MDSLR bit in the MDCON register.

22.11 OPERATION IN SLEEP MODE

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep.

22.12 Effects of a Reset

Upon any device Reset, the data signal modulator module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	U-0	U-0	U-0	R/W-0/0
MDEN	MDOE	MDSLR	MDOPOL	MDOUT	—	—	MDBIT
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
L:1 7		Jatan Masimia T					
bit 7		Ilator Module E					
		or module is en or module is dis		• • •	als		
bit 6		lator Module F					
DILO							
		or pin output er or pin output dis					
bit 5		OUT Pin Slew		oit			
bit o		pin slew rate li	0				
		pin slew rate li	•				
bit 4	MDOPOL: M	odulator Outpu	t Polarity Sele	ct bit			
	1 = Modulato	or output signal	is inverted				
		or output signal		b			
bit 3	MDOUT: Mod	dulator Output I	oit				
	Displays the	current output	alue of the mo	odulator modu	le ⁽²⁾		
bit 2-1	Unimplemen	ted: Read as '	0'				
bit 0	MDBIT: Allow	s software to r	nanually set m	odulation sour	rce input to mod	ule ⁽¹⁾	
Note 1: MD	RIT must he se	ented as the r	nodulation sou	irce in the MD	SRC register for	this operation	

REGISTER 22-1: MDCON: MODULATION CONTROL REGISTER

2: The modulated output frequency can be greater and asynchronous from the clock that updates this register bit, the bit value may not be valid for higher speed modulator or carrier signals.

R/W-x/u	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
MDMSODIS	—	—	_	MDMS3	MDMS2	MDMS1	MDMS0
bit 7	·						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	MDMSODIS:	Modulation So	urce Output I	Disable bit			
	1 = Output si	ignal driving the	, peripheral c	output pin (seled	cted by MDMS<	:3:0>) is disable	ed
					cted by MDMS<		
bit 6-4	Unimplemen	ted: Read as '	o'				
bit 3-0	MDMS<3:0>	Modulation Sou	urce Selectio	n bits			
	1111 = Res	erved. No char	nnel connecte	ed.			
	1110 = Res	erved. No char	nnel connecte	ed.			
		erved. No char					
		erved. No char					
		erved. No char		ed.			
		ART TX output					
		SP2 SDOx outp					
		SP1 SDOx outp					
		nparator2 outpu nparator1 outpu					
		P4 output (PWN					
		P3 output (PWN					
		2 output (PWN					
		P1 output (PWN					
	0001 = MDN						
			ON register is	modulation so	urce		
			-				

REGISTER 22-2: MDSRC: MODULATION SOURCE CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
MDCHODIS	MDCHPOL	MDCHSYNC		MDCH3	MDCH2	MDCH1	MDCH0			
bit 7							bit C			
Legend:										
R = Readable I	bit	W = Writable bit		•	nented bit, read					
u = Bit is uncha	anged	x = Bit is unknow		-n/n = Value a	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is set		'0' = Bit is cleare	ed							
bit 7	MDCHODIS:	: Modulator High (Carrier Out	out Disable bit						
		signal driving the p	-		ted by MDCH<	:3:0>) is disable	ed			
	0 = Output s	signal driving the p	eripheral c	utput pin (selec	ted by MDCH<	:3:0>) is enable	d			
bit 6	MDCHPOL:	Modulator High C	arrier Polai	rity Select bit						
	1 = Selected high carrier signal is inverted									
		d high carrier signal is not inverted								
bit 5	MDCHSYNC: Modulator High Carrier Synchronization Enable bit 1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the									
	1 = Modulat low time		ng edge on	the high time c	carrier signal be	efore allowing a	a switch to the			
		or Output is not sy	nchronized	d to the high tim	e carrier signal	(1)				
bit 4		nted: Read as '0'		0	0					
bit 3-0	-	MDCH<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾								
	1111 = Reserved. No channel connected.									
	•									
	•									
	1000 = Res	served. No chann	el connecte	ed.						
		P4 output (PWM C								
	0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only)									
		P2 output (PWM C P1 output (PWM C								
		erence clock mod		c only/						
	0010 = MDCIN2 port pin									
		CIN1 port pin								
	0000 = Vss	5								

REGISTER 22-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3	MDCL2	MDCL1	MDCL0
bit 7							bit 0
Legend:							
R = Readable		W = Writable bit		•	nented bit, reac		
u = Bit is unch	anged	x = Bit is unknor		-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cleare	ed				
bit 7		Modulator Low C		-			
		ignal driving the p	eripheral	output pin (selec	ted by MDCL<3	3:0> of the MDO	CARL register)
	is disabl 0 = Output s is enable	signal driving the p	eripheral	output pin (selec	ted by MDCL<3	3:0> of the MD0	CARL register)
bit 6	MDCLPOL:	Modulator Low Ca	arrier Pola	rity Select bit			
		d low carrier signa d low carrier signa					
bit 5		: Modulator Low (able bit		
		or waits for a fallin				e allowing a sw	itch to the high
		or Output is not sy	ynchronize	ed to the low time	e carrier signal ⁽	1)	
bit 4	Unimplemer	nted: Read as '0'					
bit 3-0	MDCL<3:0>	Modulator Data H	ligh Carrie	er Selection bits	[1]		
	1111 = Res	erved. No chann	el connec	ted.			
	•						
	•						
	1000 = Res	erved. No chann	el connec	ted.			
		P4 output (PWM (
		P3 output (PWM (P2 output (PWM (
		P1 output (PWM (
	0011 = Ref	erence clock mod					
		CIN2 port pin					
	0001 = MD 0000 = Vss	CIN1 port pin					

REGISTER 22-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	—	MDCH3	MDCH2	MDCH1	MDCH0	200
MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3	MDCL2	MDCL1	MDCL0	201
MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT	—	_	MDBIT	198
MDSRC	MDMSODIS	_	_	—	MDMS3	MDMS2	MDMS1	MDMS0	199

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

© 2009 Microchip Technology Inc.

PIC16F/LF1826/27

NOTES:

23.0 CAPTURE/COMPARE/PWM MODULES (ECCP1, ECCP2, CCP3, CCP4)

This device family contains up to two Enhanced Capture/Compare/PWM (ECCP1, ECCP2) and up to two standard Capture/Compare/PWM modules (CCP3, CCP4). The CCP3 and CCP4 modules are identical in operation. The ECCP1 and ECCP2 modules may also be referred to as CCP1 and CCP2, as required.

23.1 Capture/Compare/PWM

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate a Pulse-Width Modulated signal of varying frequency and duty cycle.

Table 23-1 shows the timer resources required by the CCP module.

TABLE 23-1: REQUIRED TIMER RESOURCES

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2 or 4 or 6

REGISTER 23-1: CCPXCON: CCPX CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
PxM1 ⁽¹⁾	PxM0 ⁽¹⁾	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Reset				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7-6 bit 5-4	If CCPxM<3: xx = PxA as If CCPxM<3: 00 = Single 01 = Full-Br 10 = Half-Br 11 = Full-Br	2> = 11: output; PxA me idge output for idge output; P1 idge output rev PWM Duty Cy e:	ture/Compare odulated; PxB, vard; P1D mo A, P1B modula erse; P1B mod	input; PxB, Px(PxC, PxD ass dulated; P1A a ated with dead-t dulated; P1C a	C, PxD assigne igned as port pi ctive; P1B, P1C and control; P1 ctive; P1A, P1C	ins Cinactive C, P1D assign	ed as port pins				
Unused <u>PWM mode:</u> These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.											

REGISTER 23-1: CCPXCON: CCPX CONTROL REGISTER (CONTINUED)

bit 3-0 CCPxM<3:0>: ECCPx Mode Select bits

- 0000 = Capture/Compare/PWM off (resets ECCPx module)
- 0001 = Reserved
- 0010 = Compare mode: toggle output on match
- 0011 = Reserved
- 0100 = Capture mode: every falling edge

- 0100 = Capture mode: every raining edge
 0101 = Capture mode: every rising edge
 0110 = Capture mode: every 4th rising edge
 0111 = Capture mode: every 16th rising edge
 1000 = Compare mode: initialize ECCPx pin low; set output on compare match (set CCPxIF)
 1001 = Compare mode: initialize ECCPx pin high; clear output on compare match (set CCPxIF)
 1001 = Compare mode: initialize ECCPx pin high; clear output on compare match (set CCPxIF)
- 1010 = Compare mode: generate software interrupt only; ECCPx pin reverts to I/O state 1011 = Compare mode: Special Event Trigger

CCP3/CCP4:

11xx = PWM mode ECCP1/ECCP2: 1100 = PWM mode: PxA, PxC active-high; PxB, PxD active-high 1101 = PWM mode: PxA, PxC active-high; PxB, PxD active-low 1110 = PWM mode: PxA, PxC active-low; PxB, PxD active-high

1111 = PWM mode: PxA, PxC active-low; PxB, PxD active-low

Note 1: Applies to ECCP modules only.

23.2 CCP Clock Selection

The PIC16F/LF1827 allows each individual CCP module to select the timer source that controls the CCP module. Each module has an independent selection.

As the PIC16F/LF1826/27 has only one 16-bit timer (Timer1), the Capture and Compare modes of the CCP modules always uses Timer1.

The PIC16F/LF1827 has three 8-bit timers with auto-reload (Timer2, Timer4 and Timer6), PWM mode on the CCP modules can use any of these timers. The PIC16F/LF1826 has one 8-bit timer (Timer2), which is used in PWM mode.

REGISTER 23-2: CCPTMRS: CCP TIMERS CONTROL REGISTER⁽¹⁾

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7-6	C4TSEL<1:0	>: CCP4 Time	Selection bits								
	00 = CCP4 is	based off Time	er 2 in PWM M	ode							
		based off Tim									
		based off Time	er 6 in PWM M	ode							
	11 = Reserve		Coloction bits								
bit 5-4		C3TSEL<1:0>: CCP3 Timer Selection bits									
	00 = CCP3 is based off Timer 2 in PWM Mode 01 = CCP3 is based off Timer 4 in PWM Mode										
		10 = CCP3 is based off Timer 4 in PWM Mode									
	11 = Reserve										
bit 3-2	C2TSEL<1:0	>: CCP2 Time	Selectionm bi	ts							
	00 = CCP2 is	based off Time	er 2 in PWM M	ode							
	01 = CCP2 is based off Timer 4 in PWM Mode										
	10 = CCP2 is based off Timer 6 in PWM Mode										
L H 4 0	11 = Reserve										
bit 1-0	C1TSEL<1:0>: CCP1 Timer Selection bits 00 = CCP1 is based off Timer 2 in PWM Mode										
		s based off Time									
		based off Time									
	11 = Reserve										
	16E/I E1827 o	nlv									

Note 1: PIC16F/LF1827 only.

23.3 Capture Mode

In Capture mode, the CCPRxH, CCPRxL register pair captures the 16-bit value of the TMR1 register when an event occurs on pin CCPx. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value (see Figure 23-1).


23.3.1 CCPX PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note: If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

FIGURE 23-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



23.3.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

23.3.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock
	(Fosc) should not be used in Capture
	mode. In order for Capture mode to
	recognize the trigger event on the CCPx
	pin, TImer1 must be clocked from the
	instruction clock (Fosc/4) or from an
	external clock source.

23.3.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler (see Example 23-1).

EXAMPLE 23-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point
		;to CCP1CON
CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		;value

23.3.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

If Timer1 is clocked by Fosc/4, then Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

If Timer1 is clocked by an external clock source, then Capture mode will operate as defined in **Section 23.1** "Capture/Compare/PWM".

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM1 ⁽¹⁾	PxM0 ⁽¹⁾	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204
CCPRxL	Capture/Cor	mpare/PWM	Register x Lo	ow Byte (LSE	3)				207*
CCPRxH	Capture/Cor	mpare/PWM	Register x H	igh Byte (MS	B)				207*
CMxCON0	CxON	CxOUT	CxOE	CxPOL	—	CxSP	CxHYS	CxSYNC	163
CMxCON1	CxINTP	CxINTN	CxPCH1	CxPCH0	_	_	CxNCH1	CxNCH0	164
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE ⁽²⁾	91
PIE3 ⁽²⁾	—	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	92
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF ⁽²⁾	95
PIR3 ⁽²⁾	—	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	96
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	_	TMR10N	185
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS1	T1GSS0	186
TMR1L	Holding Reg	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							181*
TMR1H	Holding Reg	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

TABLE 23-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the Capture.

* Page provides register information.

 $\begin{tabular}{ll} \textbf{Note} & \textbf{1:} & \end{tabular} Applies to ECCP modules only. \end{tabular}$

2: PIC16F/LF1827 only.

23.4 Compare Mode


In Compare mode, the 16-bit CCPRx register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCPx module may:

- · Toggle the CCPx output
- · Set the CCPx output
- · Clear the CCPx output
- · Generate a Special Event Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

FIGURE 23-2: COMPARE MODE OPERATION BLOCK DIAGRAM



23.4.1 CCPX PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note:	Clearing the CCPxCON register will force
	the CCPx compare output latch to the
	default low level. This is not the PORT I/O
	data latch.

23.4.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

23.4.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCP1CON register).

23.4.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode (see the CCPxCON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock.

The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This feature is only available on CCP4 for PIC16F/LF1827 and ECCP1 on PIC16F/LF1826. This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

Note 1:	The Spe	cial E	vent	Trig	ger from t	he C	CP
	module	does	not	set	interrupt	flag	bit
	TMR1IF	of the	PIR	1 reg	gister.		

2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

23.4.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM1 ⁽¹⁾	PxM0 ⁽¹⁾	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204
CCPRxL	Capture/Cor	mpare/PWM	Register x Lo	ow Byte (LSE	3)				207*
CCPRxH	Capture/Cor	mpare/PWM	Register x H	igh Byte (MS	B)				207*
CM1CON0	C10N	C10UT	C10E	C1POL	—	C1SP	C1HYS	C1SYNC	163
CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_		C1NCH1	C1NCH0	164
CM2CON0	C2ON	C2OUT	C2OE	C2POL	—	C2SP	C2HYS	C2SYNC	163
CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	—	_	C2NCH1	C2NCH0	164
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	90
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE ⁽²⁾	91
PIE3 ⁽²⁾	—	_	CCP4IE	CCP3IE	TMR6IE		TMR4IE	—	92
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	_	_	CCP2IF ⁽²⁾	95
PIR3 ⁽²⁾	—	_	CCP4IF	CCP3IF	TMR6IF		TMR4IF	—	96
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	_	TMR10N	185
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS1	T1GSS0	186
TMR1L	Holding Reg	ister for the l	Least Signific	cant Byte of t	he 16-bit TMR1 F	Register			181*
TMR1H	Holding Reg	ister for the I	Most Signific	ant Byte of th	ne 16-bit TMR1 R	legister			181*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

TABLE 23-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the Compare. * Page provides register information.

Note 1: Applies to ECCP modules only.

2: PIC16F/LF1827 only.

23.5 PWM Mode

The PWM mode generates a Pulse-Width Modulated signal on the CCPx pin. The duty cycle, period and resolution are determined by the following registers:

- PRx
- TxCON
- CCPRxL
- CCPxCON

The ECCP modules have the following additional registers:

- ECCPxAS
- PSTRxCON
- PWMxCON

In Pulse-Width Modulation (PWM) mode, the CCPx module produces up to a 10-bit resolution PWM output on the CCPx pin. Since the CCPx pin is multiplexed with the PORT data latch, the TRIS for that pin must be cleared to enable the CCPx pin output driver.

Note:	Clearing	the	CCPxCON	register	will
	relinquish	CCP	x control of th	пе ССРх ј	oin.


The CCPx module in PWM mode can have the PWM based off of either Timer2, Timer4 or TImer6. This is controlled by the CCPTMRS0 and CCPTMRS1 registers. Reference **Section 23.2 "CCP Clock Selection"** for more information.

Figure 23-3 shows a simplified block diagram of PWM operation.

Figure 23-4 shows a typical waveform of the PWM signal.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 23.5.7** "Setup for PWM Operation".

FIGURE 23-3: SIMPLIFIED PWM BLOCK DIAGRAM



The PWM output (Figure 23-4) has a time base (period) and a time that the output stays high (duty cycle).

FIGURE 23-4: CCP PWM OUTPUT



23.5.1 PWM PERIOD

The PWM period is specified by the PRx register of Timerx. The PWM period can be calculated using the formula of Equation 23-1.

EQUATION 23-1: PWM PERIOD

 $PWM Period = [(PRx) + 1] \bullet 4 \bullet TOSC \bullet$ (TMRx Prescale Value)

Note 1: Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note:	The Timerx postscaler (see Section 21.1
	"Timer2/4/6 Operation") is not used in the
	determination of the PWM frequency.

23.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 23-2 is used to calculate the PWM pulse width.

Equation 23-3 is used to calculate the PWM duty cycle ratio.

EQUATION 23-2: PULSE WIDTH

1

$$Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$$

TOSC • (TMRx Prescale Value)

EQUATION 23-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx+1)}$$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (FOSC), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timerx prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 23-3).

23.5.3 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 23-4.

EQUATION 23-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PRx+1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 23-4:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)
-------------	---

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 23-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 23-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

23.5.4 OPERATION IN SLEEP MODE

In Sleep mode, the TMRx register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMRx will continue from its previous state.

23.5.5 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

23.5.6 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

23.5.7 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Disable the PWM pin (CCPx) output driver(s) by setting the associated TRIS bit(s).
- 2. Load the PRx register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- 4. Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timerx:
 - Clear the TMRxIF interrupt flag bit of the PIRx register. See Note below.
 - Configure the TxCKPS bits of the TxCON register with the Timerx prescale value.
 - Enable Timerx by setting the TMRxON bit of the T2CON register.
- 6. Enable PWM output pin:
 - Wait until Timerx overflows, TMRxIF bit of the PIR1 register is set. See Note below.
 - Enable the PWM pin (CCPx) output driver(s) by clearing the associated TRIS bit(s).
- **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

23.6 PWM (Enhanced Mode)

The Enhanced PWM mode can generate a PWM signal on up to four different output pins with up to 10-bits of resolution. It can do this through four different PWM output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the P1M bits of the CCP1CON register must be set appropriately.

Note:	The PWM Enhanced mode is available on	
	the Enhanced Capture/Compare/PWM	
	module (CCP1) only.	


The PWM outputs are multiplexed with I/O pins and are designated P1A, P1B, P1C and P1D. The polarity of the PWM pins is configurable and is selected by setting the CCP1M bits in the CCP1CON register appropriately.

Table 23-7 shows the pin assignments for each Enhanced PWM mode.

Figure 23-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Note: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

FIGURE 23-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE



Note 1: The TRIS register value for each PWM output must be configured appropriately.

- 2: Clearing the CCPxCON register will relinquish ECCP control of all PWM output pins.
- 3: Any pin not used by an Enhanced PWM mode is available for alternate pin functions.

TABLE 23-7: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

ECCP Mode	PxM<1:0>	CCPx/P1A	P1B	P1C	P1D
Single	00	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

Note 1: PWM Steering enables outputs in Single mode.

PIC16F/LF1826/27

FIGURE 23-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

				Width	Period	
00	(Single Output)	P1A Modulated		elay ⁽¹⁾	Delay ⁽¹⁾	
		P1A Modulated	— I			
10	(Half-Bridge)	P1B Modulated				i
		P1A Active			'	I
01	(Full-Bridge, Forward)	P1B Inactive	— ; — —			
		P1C Inactive				
		P1D Modulated			_l	1
		P1A Inactive			1 1 1	
11	(Full-Bridge,	P1B Modulated	ŗ		 	
	Reverse)	P1C Active	- :			
		P1D Inactive			1 1 1	
Relat	ionships:	c * (PRx + 1) * (TMRx Pre				

Note 1: Dead-band delay is programmed using the PWMxCON register (Section 23.6.6 "Programmable Dead-Band Delay Mode").

			-		- Period	
00	(Single Output)	P1A Modulated	: _j_			 I I
		P1A Modulated	 Dela		 Delay ⁽¹⁾	į
10	(Half-Bridge)	P1B Modulated		iy. i		
		P1A Active			· · ·	
01	(Full-Bridge, Forward)	P1B Inactive			 	<u> </u>
	Forward)	P1C Inactive				I
		P1D Modulated	: —			
		P1A Inactive	- ' 		1 1 1	1 1 1
11	(Full-Bridge,	P1B Modulated	: –			
	Reverse)	P1C Active	- ;			
		P1D Inactive	- <u>-</u>		 1 1	
Rela	 Pulse Width = To 	C * (PRx + 1) * (TMRx Presc SSC * (CCPRxL<7:0>:CCPx(* (PWMxCON<6:0>)		(TMRx Prescale	Value)	·

FIGURE 23-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)


© 2009 Microchip Technology Inc.

23.6.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 23-9). This mode can be used for Half-Bridge applications, as shown in Figure 23-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.


In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 23.6.6 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.





2: Output signals are shown as active-high.

FIGURE 23-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



23.6.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 23-10.

In the Forward mode, pin CCPx/P1A is driven to its active state, pin P1D is modulated, while P1B and P1C will be driven to their inactive state as shown in Figure 23-11.

In the Reverse mode, P1C is driven to its active state, pin P1B is modulated, while P1A and P1D will be driven to their inactive state as shown Figure 23-11.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the P1A, P1B, P1C and P1D pins as outputs.

FIGURE 23-10: EXAMPLE OF FULL-BRIDGE APPLICATION






FIGURE 23-11: **EXAMPLE OF FULL-BRIDGE PWM OUTPUT**

23.6.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timerx cycles prior to the end of the current PWM period:

- The modulated outputs (P1B and P1D) are placed in their inactive state.
- The associated unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 23-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 23-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output P1A and P1D become inactive, while output P1C becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices QC and QD (see Figure 23-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may exist.

FIGURE 23-12: EXAMPLE OF PWM DIRECTION CHANGE



2: When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle. The modulated P1B and P1D signals are inactive at this time. The length of this time is four Timerx counts.





23.6.3 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

Note: When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enabled is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIRx register being set as the second PWM period begins.

23.6.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the CCPxAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- Comparator Cx
- Setting the CCPxASE bit in firmware

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the CCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see **Section 23.6.5 "Auto-Restart Mode"**).

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [P1A/P1C] and [P1B/P1D]. The state of each pin pair is determined by the PSSxAC and PSSxBD bits of the CCPxAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)


R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
CCPxASE	CCPxAS2	CCPxAS1	CCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0					
oit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'						
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets					
1' = Bit is set		'0' = Bit is clea	ared									
oit 7		CPx Auto-Shu										
		 1 = A shutdown event has occurred; CCPx outputs are in shutdown state 0 = CCPx outputs are operating 										
pit 6-4			•	uraa Salaat hita								
511 0-4	CCxPAS<2:0>: CCPx Auto-Shutdown Source Select bits 000 = Auto-shutdown is disabled											
	000 = Auto-shutdown is disabled $001 = \text{Comparator C1 output low}^{(1)}$											
	010 = Comparator C2 output low(1)											
	011 = Either Comparator C1 or C2 low ⁽¹⁾											
	100 = VIL on INT pin											
	101 = VIL on INT pin or Comparator C1 low ⁽¹⁾ 110 = VIL on INT pin or Comparator C2 low ⁽¹⁾											
	110 = VIL on INT pin of Comparator C2 low(1)											
oit 3-2	PSSxACx<1	: 0>: Pins P1A a	and P1C Shutc	lown State Cor	ntrol bits							
	00 = Drive pins P1A and P1C to '0'											
	01 = Drive pins P1A and P1C to '1'											
		A and P1C tri-s										
oit 1-0		:0>: Pins P1B a		Iown State Con	itrol bits							
	00 = Drive pins P1B and P1D to '0' 01 = Drive pins P1B and P1D to '1'											
		B and P1D tri-s										
	VSVNC is anal	bled, the shutdo	wn will ha dal	avad by Timor	1							

REGISTER 23-3: CCPXAS: CCPX AUTO-SHUTDOWN CONTROL REGISTER

Note 1:	The	auto-s	shutdowi	n	cond	lition	is	а	
	level-	based	signal,	not	an	edge	-bas	ed	
	signa	I. As lo	ng as the	e lev	vel is	prese	ent, t	he	
	auto-	auto-shutdown will persist.							
2.	\A/ritin	a to th			с ь;	tia di	oobl	ad	

- 2: Writing to the CCPxASE bit is disabled while an auto-shutdown condition persists.
- **3:** Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.






23.6.5 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit in the PWMxCON register. If auto-restart is enabled, the CCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCPxASE bit will be cleared via hardware and normal operation will resume.





© 2009 Microchip Technology Inc.

23.6.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 23-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 23-4) sets the delay period in terms of microcontroller instruction cycles (TCY or 4 TOSC).

FIGURE 23-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 23-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'			
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	PxRSEN: PV	VM Restart Ena	ible bit						
	the PWM	I restarts auton	natically		atically once the		nt goes away;		
	0 = Upon au	to-shutdown, C	CPxASE mus	t be cleared in s	software to rest	art the PWM			
bit 6-0	PxDC<6:0>:	PWM Delay Co	ount bits						
PxDCx = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWI should transition active and the actual time it transitions active									

REGISTER 23-4: PWMxCON: ENHANCED PWM CONTROL REGISTER

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

23.6.7 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.

Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Table 23-7.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the P1<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 23.6.4 "Enhanced PWM Auto-shutdown mode"**. An auto-shutdown event will only affect pins that have PWM outputs enabled.

REGISTER 23-5: PSTRXCON: PWM STEERING CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1
—	—	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	STRxSYNC: Steering Sync bit
	 1 = Output steering update occurs on next PWM period 0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3	STRxD: Steering Enable bit D
	1 = P1D pin has the PWM waveform with polarity control from CCPxM<1:0>
	0 = P1D pin is assigned to port pin
bit 2	STRxC: Steering Enable bit C
	1 = P1C pin has the PWM waveform with polarity control from CCPxM<1:0>
	0 = P1C pin is assigned to port pin
bit 1	STRxB: Steering Enable bit B
	1 = P1B pin has the PWM waveform with polarity control from CCPxM<1:0>
	0 = P1B pin is assigned to port pin
bit 0	STRxA: Steering Enable bit A
	1 = P1A pin has the PWM waveform with polarity control from CCPxM<1:0>
	0 = P1A pin is assigned to port pin

Note 1: The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.




FIGURE 23-18: SIMPLIFIED STEERING BLOCK DIAGRAM

© 2009 Microchip Technology Inc.

23.6.7.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the P1<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform. Figures 23-19 and 23-20 illustrate the timing diagrams of the PWM steering depending on the STRXSYNC setting.

FIGURE 23-19: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRXSYNC = 0)





FIGURE 23-20: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRXSYNC = 1)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM1 ⁽¹⁾	PxM0 ⁽¹⁾	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204
CCPxAS	CCPxASE	CCPxAS2	CCPxAS1	CCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0	224
CCPTMRS	C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	206
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PRx	Timerx Peric	d Register			_				189*
PSTRxCON	—	_	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA	228
PWMxCON	PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0	227
TxCON	—	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0	191
TMRx	Timerx Modu	Timerx Module Register							
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

TABLE 23-8: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the PWM.

Note 1: Applies to ECCP modules only.

* Page provides register information.

NOTES:

24.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

24.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

The SPI interface supports the following modes and features:

- Master mode
- · Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy chain connection of slave devices

Figure 24-1 is a block diagram of the SPI interface module.

FIGURE 24-1: MSSPX BLOCK DIAGRAM (SPI MODE)



The $\mathrm{I}^2\mathrm{C}$ interface supports the following modes and features:


- · Master mode
- Slave mode
- Byte NACKing (Slave mode)
- Limited Multi-master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- Interrupt masking
- · Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- · Selectable SDAx hold times


Figure 24-2 is a block diagram of the I^2C interface module in Master mode. Figure 24-3 is a diagram of the I^2C interface module in Slave mode.

The PIC16F1827 has two MSSP modules, MSSP1 and MSSP2, each module operating independently from the other.

- Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSP1CON1 and SSP1CON2 registers control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.
 - 2: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.

FIGURE 24-2: MSSPX BLOCK DIAGRAM (I²C[™] MASTER MODE)





24.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCKx)
- · Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 24-1 shows the block diagram of the MSSPx module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 24-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 24-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on it's SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on it's SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from it's shift register. The slave device reads this bit from that same line and saves it into the LSb position of it's shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that at the same time, the slave device is sending out the MSb from it's shift register and the master device is reading this bit from that same line and saving it as the LSb of it's shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.





24.2.1 SPI MODE REGISTERS

The MSSPx module has five registers for SPI mode operation. These are:

- MSSPx STATUS register (SSPxSTAT)
- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Control Register 3 (SSPxCON3)
- MSSPx Data Buffer register (SSPxBUF)
- MSSPx Address register (SSPxADD)
- MSSPx Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STA-TUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI Master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 24.7 "Baud Rate Generator"**.

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

© 2009 Microchip Technology Inc.

24.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- · Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSPx Enable bit, SSPxEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPxEN bit, re-initialize the SSPxCONx registers and then set the SSPxEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDIx must have corresponding TRIS bit set
- · SDOx must have corresponding TRIS bit cleared
- SCKx (Master mode) must have corresponding TRIS bit cleared
- SCKx (Slave mode) must have corresponding TRIS bit set
- SSx must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSPx consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any SSPxBUF write to the register during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSPx interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.




FIGURE 24-5: SPI MASTER/SLAVE CONNECTION

24.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 24-5) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 24-6, Figure 24-8 and Figure 24-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- · Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 24-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 24-6: SPI MODE WAVEFORM (MASTER MODE)



24.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

24.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 24-7 shows the block diagram of a typical Daisy-Chain connection when operating in SPI Mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

24.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100).


When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven.

When the \overline{SSx} pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


Note 1:	When the SPI is in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the \overline{SSx} pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable SSx pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPxEN bit.










1160KL 24-9.	JELL						II CKL	- 0)		
SSx Optional	×									
SCKx (CKP = <u>0</u> CKE = 0)	1 1 1 1 1	ļ								
SCKx (CKP = 1 CKE = 0)	1 1 1 1									
Write to SSPxBUF Valid	1 1 1 1	 	1 1 1 1	I I I I	1 1 1 1	 		 	1 1 1 1 1 1 1 1 1 1	
SDOx	-{[]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]	🔀 bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SDIx ———	1 1 1 1 1 1	bit 7	\leftarrow	\sim	\sim	\sim	\sim	\leftarrow	bit 0	
Input	i I	: ▲	. ♦		. ♦		▲		. ▲	
Sample	<u> </u>	<u>ı </u>	<u>1 </u>	<u> </u>	1 				1 1	
SSPxIF Interrupt Flag	1 1 1 1 1	1 1 1 1 1	1 1 1 1 1		1 1 1 1 1					
SSPxSR to	1 1	1	I I	i I	I I	1	i I	1	: : ♠	
SSPxBUF			l		l					
Write Collision										
detection active		-1								

FIGURE 24-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

FIGURE 24-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



24.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSPx clock is much faster than the system clock.

In Slave mode, when MSSPx interrupts are enabled, after the master completes sending data, an MSSPx interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSPx interrupts should be disabled. In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSPx interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	118
ANSELA	—	_	-	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	128
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
SSPxBUF	Synchronous	s Serial Port F	Receive Buffe	r/Transmit Re	egister				237*
SSPxCON1	WCOL	SSPxOV	SSPxEN	CKP	SSPxM3	SSPxM2	SSPxM1	SSPxM0	282
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	284
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	281
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

TABLE 24-1:	SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION
-------------	--

Legend: Shaded cells are not used by the MSSPx in SPI mode.

* Page provides register information.

Note 1: PIC16F/LF1827 only.

24.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I^2C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I²C bus specifies two signal connections:

- · Serial Clock (SCLx)
- Serial Data (SDAx)

Figure 24-11 shows the block diagram of the MSSPx module when operating in I^2C mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 24-11 shows a typical connection between two processors configured as master and slave devices.

The I^2C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
 (master is transmitting data to a slave)
- Master Receive mode
 (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 24-11: I²C[™] MASTER/ SLAVE CONNECTION



The Acknowledge bit (\overline{ACK}) is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bits is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an \overrightarrow{ACK} bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an ACK bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching give slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

24.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allow receivers that cannot keep up with a transmitter to control the flow of incoming data.

24.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with it's original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

24.4 I²C MODE OPERATION

All MSSPx I²C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the $PIC^{\textcircled{m}}$ microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I²C devices.

24.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

24.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I^2C communication that have definitions specific to I^2C . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Phillips I^2C specification.

24.4.3 SDAX AND SCLX PINS

Selection of any I^2C mode with the SSPxEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note:	Data is tied to output zero when an I ² C mod	
	is enabled.	

24.4.4 SDAX HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 24-2: I²C[™] BUS TERMS

TADLE 24-2:	
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.
Slave	The device addressed by the mas- ter.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/\overline{W} bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is out- putting and expected high state.

24.4.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDAx from a high to a low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an active state. Figure 24-10 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the I^2C specification that states no bus collision can occur on a Start.

24.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from low to high state while the SCLx line is high.

Note: At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

24.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.


In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/\overline{W} bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/\overline{W} clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.


24.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.









24.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCLx pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an ACK is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPxOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus.

24.5 I²C SLAVE MODE OPERATION

The MSSPx Slave mode operates in one of four modes selected in the SSPxM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

24.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 24-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSPx Mask register (Register 24-5) affects the address matching process. See **Section 24.5.9** "**SSPx Mask Register**" for more information.

24.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

24.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

24.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF bit of the SSPxSTAT register is set, or bit SSPxOV bit of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 24-4.

An MSSPx interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 24.2.3 "SPI Master Mode"** for more detail.

24.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an I^2C slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 24-13 and Figure 24-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPx-BUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPx-BUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

24.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for I^2C communcation. Figure 24-15 displays a module using both address and data holding. Figure 24-16 includes the operation with the SEN bit of the SSPxCON2 register set.


- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the 8th falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.

10. Slave clears SSPxIF.


Note: SSPxIF is still set after the 9th falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set.


- 11. SSPxIF set and CKP cleared after 8th falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.





© 2009 Microchip Technology Inc.





© 2009 Microchip Technology Inc.

24.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see **Section 24.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This \overline{ACK} value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not \overline{ACK}), then the data transfer is complete. In this case, when the not \overline{ACK} is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDAx line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSPx interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.


24.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

24.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 24-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDAx and SCLx.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCLx (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



PIC16F/LF1826/27

© 2009 Microchip Technology Inc.

24.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 24-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPx-STAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- 5. Slave software reads ACKTIM bit of SSPxCON3 register, and R/\overline{W} and D/\overline{A} of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPx-BUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the <u>ACK</u>.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCLx pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not \overline{ACK} the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.



© 2009 Microchip Technology Inc.

Preliminary

24.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an I^2C slave in 10-bit Addressing mode.

Figure 24-19 and is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPx-BUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.


- 9. Slave sends ACK and SSPxIF is set.
- Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data <u>byte</u> to the slave and clocks out the slaves ACK on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

24.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD


Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 24-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.


Figure 24-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

PIC16F/LF1826/27



PIC16F/LF1826/27





24.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

24.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on whether the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the 9th falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the 9th falling edge of SCLx. It is now always cleared for read requests.

24.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

24.5.6.3 Byte NACKing

When AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCLx for a received matching address byte. When DHEN bit of SSPxCON3 is set; CKP is cleared after the 8th falling edge of SCLx for received data.

Stretching after the 8th falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

24.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 24-22).




FIGURE 24-23: CLOCK SYNCHRONIZATION TIMING

24.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the $I^{2}C$ protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically \overline{ACK} the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 24-23 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.





24.5.9 SSPX MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 24-5) is available in I²C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

24.6 I²C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPxM bits in the SSPxCON1 register and by setting the SSPxEN bit. In Master mode, the SCLx and SDAx lines are set as inputs and are manipulated by the MSSPx hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- · Repeated Start generated
 - Note 1: The MSSPx module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
 - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

24.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See **Section 24.7** "**Baud Rate Generator**" for more detail.

24.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 24-25).





24.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.

Note:	Because queueing of events is not
	allowed, writing to the lower 5 bits of
	SSPxCON2 is disabled until the Start
	condition is complete.


24.6.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPx-ADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared

FIGURE 24-26: FIRST START BIT TIMING

by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C Specification states that a bus collision cannot occur on a Start.




24.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.

FIGURE 24-27: REPEAT START CONDITION WAVEFORM



24.6.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 24-27).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

24.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

24.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

24.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ($\overrightarrow{ACK} = 0$) and is set when the slave does not Acknowledge ($\overrightarrow{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

24.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 7. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- 11. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



24.6.7 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

Note:	The MSSPx module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSPx is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

24.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.

24.6.7.2 SSPxOV Status Flag


In receive operation, the SSPxOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

24.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). 24.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the Master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCLx, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.

PIC16F/LF1826/27



24.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSPx module then goes into Idle mode (Figure 24-29).

24.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).

STOP CONDITION TIMING 24.6.9


A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set. the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 24-30).

WCOL Status Flag 24.6.9.1


If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

Acknowledge sequence starts here, write to SSPxCON2 ACKEN = 1, ACKDT = 0 SDAx ACK D0

FIGURE 24-30: ACKNOWLEDGE SEQUENCE WAVEFORM







24.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSPx interrupt is enabled).

24.6.11 EFFECTS OF A RESET

A Reset disables the MSSPx module and terminates the current transfer.

24.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is idle, with both the S and P bits clear. When the bus is busy, enabling the SSPx interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

24.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I²C port to its Idle state (Figure 24-31).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is idle and the S and P bits are cleared.




FIGURE 24-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

24.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 24-32).
- b) SCLx is sampled low before SDAx is asserted low (Figure 24-33).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:


- · the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSPx module is reset to its Idle state (Figure 24-32).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 24-34). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 24-33: BUS COLLISION DURING START CONDITION (SDAx ONLY)









FIGURE 24-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



24.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 24-35). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 24-36.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 24-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







24.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 24-37). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 24-38).

FIGURE 24-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 24-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



								Ι	Reset
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Values on Page:
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	_	CCP2IE ⁽¹⁾	91
PIE4 ⁽¹⁾	—	_	_	_	_	_	BCL2IE	SSP2IE	93
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	_	CCP2IF ⁽¹⁾	95
PIR4 ⁽¹⁾	_	_	_	_	_	_	BCL2IF	SSP2IF	97
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
SSPxADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	285
SSPxBUF	MSSPx Rec	eive Buffer/Tra	ansmit Registe	er					237*
SSPxCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	282
SSPxCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	283
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	284
SSPxMSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	285
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	281

Legend: -= unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I²C™ mode. * Page provides register information.

Note 1: PIC16F/LF1827 only.

24.7 BAUD RATE GENERATOR

The MSSPx module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 24-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 24-39 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSPx is being operated in.

Table 24-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

EQUATION 24-1:

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 24-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 24-4: MSSPX CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz ⁽¹⁾
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

2: SPI mode only.

REGISTER 24-1: SSPXSTAT: SSPX STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
SMP	CKE	D/A	Р	S	R/W	UA	BF			
bit 7				•			bit C			
Legend:										
R = Readable b		W = Writable bi		•	ented bit, read as					
u = Bit is uncha	inged	x = Bit is unkno		-n/n = Value at	POR and BOR/V	alue at all other l	Resets			
'1' = Bit is set		'0' = Bit is clear	ed							
bit 7	SMD. SPI Data	Input Sample bi	+							
bit i	SPI Master mo		·							
		sampled at end o	f data output ti	me						
	0 = Input data s	sampled at middl	e of data outpu	t time						
	SMD must be a	<u>e:</u> leared when SPI	lia upod in Slav	ia mada						
	In I ² C Master o			linde						
		control disabled f	or standard sp	eed mode (100 k	Hz and 1 MHz)					
	0 = Slew rate of	control enabled f	or high speed r	node (400 kHz)						
bit 6		k Edge Select bit	(SPI mode on	ly)						
	In SPI Master of	o <u>r Slave mode:</u> ccurs on transitio	n from active to	Idle clock state						
		curs on transitio								
	In I ² C mode on	<u>ly:</u>								
				ompliant with SM	bus specification					
		bus specific inp								
bit 5		ress bit (I ² C mod nat the last byte r		smitted was data						
		at the last byte r								
bit 4	P: Stop bit	,								
	(I ² C mode only.	. This bit is cleare	ed when the M	SSPx module is (disabled, SSPxEN	l is cleared.)				
		at a Stop bit has		last (this bit is 'o	o' on Reset)					
		s not detected la	st							
bit 3	S: Start bit									
		(I ² C mode only. This bit is cleared when the MSSPx module is disabled, SSPxEN is cleared.) 1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)								
		s not detected la) on Resel)					
bit 2		te bit information		V)						
5112					natch. This bit is c	only valid from the	e address match			
		t bit, Stop bit, or	not ACK bit.			-				
	In I ² C Slave mo 1 = Read	bde:								
	o = Write									
	In I ² C Master m									
	1 = Transmit is	s in progress s not in progress								
				CEN or ACKEN	will indicate if the	MSSPx is in Idle	mode.			
bit 1		dress bit (10-bit	-							
	1 = Indicates th	at the user need	s to update the		SPxADD register	r				
	0 = Address do	es not need to b	e updated							
bit 0	BF: Buffer Full									
	Receive (SPI at	<u>nd I²C modes):</u> mplete, SSPxBU	F is full							
		t complete, SSPXBU								
	Transmit (I ² C m	node only):								
	1 = Data transn	nit in progress (d			op bits), SSPxBU					
	0 = Data transn	nit complete (doe	es not include t	ne ACK and Stor	bits), SSPxBUF	is empty				

SSPXCON1: SSPX CONTROL REGISTER 1 REGISTER 24-2:

		R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPxOV	SSPxEN	CKP	SSPxM3	SSPxM2	SSPxM1	SSPxM0
bit 7							bit
Legend:		M = M/-itabla bit			tod bit rood oo 'O'		
R = Readable		W = Writable bit			nted bit, read as '0'		
u = Bit is uncha	anged	x = Bit is unknow			OR and BOR/Value		
'1' = Bit is set		'0' = Bit is cleare	d	HS = Bit is set by	y hardware	C = User cleared	
bit 7	0 = No collision <u>Slave mode:</u>	he SSPxBUF regisi n 8UF register is writter			litions were not valio word (must be clear	d for a transmission f ed in software)	to be started
bit 6	In SPI mode: 1 = A new byte Overflow c: setting over SSPxBUF 0 = No overflow In I ² C mode: 1 = A byte is re	an only occur in Slav rflow. In Master mode register (must be cle w ecceived while the S leared in software).	SSPxBUF registere mode. In Slave e, the overflow bit i ared in software).	mode, the user mus s not set since each	t read the SSPxBUF new reception (and t	e of overflow, the data ; even if only transmit ransmission) is initiate OV is a "don't care"	tting data, to avoi ed by writing to th
bit 5	In both modes, w In <u>SPI mode:</u> 1 = Enables se 0 = Disables se In I ² C mode: 1 = Enables the	erial port and config	e pins must be pro res SCKx, SDOx, jures these pins a rigures the SDAx a	SDIx and SSx as the as I/O port pins as the	s input or output e source of the serial e source of the serial	(0)	
bit 4	0 = Idle state for In I ² C Slave mod SCLx release co 1 = Enable clock	clock is a high leve clock is a low level de: ntrol io ow (clock stretch).		lata setup time.)			
bit 3-0	0000 = SPI Mas 0001 = SPI Mas 0010 = SPI Mas 0011 = SPI Mas 0100 = SPI Slav 0101 = SPI Slav 0101 = I ² C Slav 0100 = I ² C Mas 1001 = Reserve 1010 = SPI Mas 1011 = I ² C firm 1100 = Reserve 1101 = Reserve	e mode, 7-bit addre e mode, 10-bit addr ter mode, clock = F d ter mode, clock = F vare controlled Mas d d e mode, 7-bit addre	osc/4 osc/16 osc/64 MR2 output/2 CKx pin, <u>SSx</u> pin o CKx pin, <u>SSx</u> pin o ss osc / (4 * (SSPxA osc/(4 * (SSPxAl ter mode (slave in ss with Start and	control enabled control disabled, SS NDD+1)) ⁽⁴⁾ DD+1)) dle) Stop bit interrupts e		O pin	

- When enabled, the SDAx and SCLx pins must be configured as inputs.
 SSPxADD values of 0, 1 or 2 are not supported for I²C Mode.

R/W-0/0	R-0/0	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/W/HC-0/0		
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit (
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'			
u = Bit is unchanged		x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is se	et	'0' = Bit is cle	eared	HC = Cleared	d by hardware	S = User set			
bit 7	1 = Enable ir		•	• •	or 00h) is receiv	ed in the SSP	SR		
bit 6	1 = Acknowle	cknowledge Si edge was not r edge was recei		mode only)					
bit 5		-	a bit (in I ² C mo	de only)					
	In Receive m Value transm 1 = Not Ackn 0 = Acknowle	nitted when the nowledge	user initiates a	an Acknowledg	le sequence at	the end of a re	ceive		
bit 4	ACKEN: Acknowledge Sequence Enable bit (in I ² C Master mode only)								
		r Receive mode:							
	Automat	Acknowledge tically cleared b ledge sequenc	y hardware.	SDAx and S	CLx pins, and	transmit ACI	KDT data bi		
bit 3	RCEN: Rece	eive Enable bit Receive mode	(in I ² C Master	mode only)					
bit 2	PEN: Stop C	ondition Enabl	e bit (in I ² C Ma	ster mode only	y)				
	<u>SCKx Releas</u> 1 = Initiate Si 0 = Stop con	top condition o	n SDAx and S	CLx pins. Auto	matically cleare	d by hardware			
bit 1	1 = Initiate F		condition on S	-	ster mode only) c pins. Automati	cally cleared b	y hardware.		
bit 0	 SEN: Start Condition Enabled bit (in I²C Master mode only) <u>In Master mode:</u> 1 = Initiate Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Start condition Idle 								
				ave transmit ar	nd slave receive	e (stretch enabl	ed)		
Note 1: F	or bits ACKEN, F	RCEN PEN R	SEN SEN Ift	he l ² C module	is not in the Idl	e mode this hi	t may not he		

REGISTER 24-3: SSPXCON2: SSPX CONTROL REGISTER 2

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
Legend:							
	R = Readable bit		bit	•	mented bit, read		
	u = Bit is unchanged		nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is se	t	'0' = Bit is cle	ared				
bit 7			e Status bit (l ²	C mode only)			
					e, set on 8 ^{⊤н} fal	lina edae of SC	Lx clock
	0 = Not an A	cknowledge se	quence, cleare	ed on 9 TH rising	edge of SCLx	clock	
bit 6	PCIE: Stop C	Condition Interru	upt Enable bit ((I ² C mode only	/)		
	1 = Enable interrupt on detection of Stop condition						
	•	ection interrupts					
bit 5		Condition Interru	•		,		
		nterrupt on dete			litions		
bit 4		er Overwrite En					
	In SPI Slave						
	1 = SSP	xBUF updates			yte is shifted in		
					TAT register al	ready set, SSP	xOV bit of the
	SSP In l ² C Master	xCON1 registe	r is set, and the	e buffer is not	updated		
		s ignored.					
	<u>In I²C Slave</u>						
					r a received ad	dress/data byte	e, ignoring the
		e of the SSPxO' PxBUF is only u			ər		
bit 3		Ax Hold Time S	-				
			•	• •	g edge of SCL	(
					g edge of SCL		
bit 2	SBCDE: Sla	ve Mode Bus C	ollision Detect	Enable bit (I ²	C Slave mode o	only)	
		• •		•	en the module i	s outputting a l	nigh state, the
		f the PIR2 regis		bus goes idle			
		lave bus collision		. I.a. al			
L:1 1		s collision inter	•				
bit 1		ess Hold Enabl	-		hing reacived a	uddroog byto: (VD bit of the
		DN1 register wil			hing received a ill be held low.	iddress byte, C	
		holding is disat					
bit 0	DHEN: Data	Hold Enable bi	t (I ² C Slave m	ode only)			
					data byte; slave	hardware clea	rs the CKP bi
		SPxCON1 regis		is held low.			
	0 = Data holo	und is disabled					
			I				

REGISTER 24-4: SSPXCON3: SSPX CONTROL REGISTER 3

2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.

SSPxBUF.

MSK7 MS	SK6	1401/5				R/W-1/1	R/W-1/1	
		MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	
bit 7						•	bit 0	
Legend:								
R = Readable bit		W = Writable b	oit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value a	t POR and BOR	Value at all oth	er Resets	
'1' = Bit is set		'0' = Bit is clea	red					

REGISTER 24-5: SSPXMSK: SSPX MASK REGISTER

bit 7-1	 MSK<7:1>: Mask bits 1 = The received address bit n is compared to SSPxADD<n> to detect I²C address match</n> 0 = The received address bit n is not used to detect I²C address match
bit 0	 MSK<0>: Mask bit for I²C Slave mode, 10-bit Address I²C Slave mode, 10-bit address (SSPxM<3:0> = 0111 or 1111): 1 = The received address bit 0 is compared to SSPxADD<0> to detect I²C address match 0 = The received address bit 0 is not used to detect I²C address match I²C Slave mode, 7-bit address, the bit is ignored

REGISTER 24-6: SSPXADD: MSSPX ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

Master mode:

bit 7-0	ADD<7:0>: Baud Rate Clock Divider bits		
	SCLx pin clock period = ((ADD<7:0> + 1) *4)/Fosc		

<u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

<u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

© 2009 Microchip Technology Inc.

PIC16F/LF1826/27

NOTES:

25.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit


Block diagrams of the EUSART transmitter and receiver are shown in Figure 25-1 and Figure 25-2.

FIGURE 25-1: EUSART TRANSMIT BLOCK DIAGRAM



PIC16F/LF1826/27

FIGURE 25-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 25-1, Register 25-2 and Register 25-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

25.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 25-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

25.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 25-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

25.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output.

Note 1: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

25.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

25.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

25.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

25.1.1.5 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set the EUSART will shift 9 bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 25.1.2.7** "Address **Detection**" for more information on the address mode.

- 25.1.1.6 Asynchronous Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8 Least Significant data bits are an address when the receiver is set for address detection.
- 4. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.





FIGURE 25-3: ASYNCHRONOUS TRANSMISSION





Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	298	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
SPBRGL	Baud Rate	Generator	Data Regis	ter Low					299*	
SPBRGH	Baud Rate Generator Data Register High									
TXREG	EUSART Transmit Data Register									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296	

TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented read as '0'. Shaded cells are not used for Asynchronous Transmission.

* Page provides register information.

25.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 25-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

25.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the RX/DT I/O pin as an input.

Note: When the SPEN bit is set the TX/CK I/O pin is automatically configured as an output, regardless of the state of the corresponding TRIS bit and whether or not the EUSART transmitter is enabled. The PORT latch is disconnected from the output driver so it is not possible to use the TX/CK pin as a general purpose output.

25.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 25.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See Section 25.1.2.5
	"Receive Overrun Error" for more information on overrun errors.

25.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- · RCIE interrupt enable bit of the PIE1 register
- PEIE peripheral interrupt enable bit of the INTCON register
- GIE global interrupt enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

25.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive										
	FIFO have framing errors, repeated reads										
	of the RCREG will not clear the FERR bit.										

25.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

25.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

25.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

25.1.2.8 Asynchronous Reception Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Enable reception by setting the CREN bit.
- 6. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 7. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register.
- 9. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

25.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. Enable 9-bit reception by setting the RX9 bit.
- 5. Enable address detection by setting the ADDEN bit.
- 6. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.




FIGURE 25-5: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3		Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
RCREG	EUSART R	eceive Dat	a Register						292*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297
SPBRGL	Baud Rate	Generator	Data Regist	ter Low					299*
SPBRGH	Baud Rate	Generator	Data Regist	ter High					299*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296

TABLE 25-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented read as '0'. Shaded cells are not used for Asynchronous Reception.

* Page provides register information.

25.2 **Clock Accuracy with Asynchronous Operation**

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See Section 5.2.2 "Internal Clock Sources" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 25.3.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

REGISTER 25-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7				·			bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is uncha	anged	x = Bit is unkno	own	-n/n = Value at	POR and BOR/Va	alue at all other	Resets
'1' = Bit is set		'0' = Bit is clear	red				
bit 7	Asynchronous Don't care Synchronous r 1 = Master n		rated internally	from BRG)			
bit 6	1 = Selects 9	nsmit Enable bit 9-bit transmission 3-bit transmission					
bit 5	TXEN: Transm 1 = Transmit 0 = Transmit						
bit 4	SYNC: EUSAF 1 = Synchron 0 = Asynchro		bit				
bit 3	<u>Asynchronous</u> 1 = Send Syr	nc Break on next ak transmission o	transmission (cl	eared by hardwa	are upon completio	on)	
bit 2	BRGH: High E Asynchronous 1 = High spee 0 = Low spee Synchronous r Unused in this	ed ed <u>mode:</u>	bit				
bit 1		nit Shift Register \$	Status bit				
bit 0		it of Transmit Dat ss/data bit or a pa					

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x						
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D						
bit 7		·					bit C						
Legend:													
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'							
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets						
'1' = Bit is set		'0' = Bit is cle	ared										
bit 7		Port Enable bi				ut using)							
		rt disabled (cor			oins as serial po	rt pins)							
bit 6		ceive Enable b											
		-bit reception -bit reception											
bit 5		e Receive Enat	ole bit										
	Asynchronou	<u>s mode</u> :											
	Don't care												
	•	mode – Maste	<u>r</u> :										
		single receive single receive											
		ared after receive	otion is compl	ete.									
		mode – Slave	F										
	Don't care												
bit 4	CREN: Conti	nuous Receive	Enable bit										
	<u>Asynchronou</u>	<u>s mode</u> :											
	1 = Enables												
		0 = Disables receiver Synchronous mode:											
	-	<u>Synchronous mode</u> : 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)											
		continuous rea					,						
bit 3	ADDEN: Add	ress Detect En	able bit										
	-	<u>s mode 9-bit (F</u>	-										
					d the receive b								
		address detec <u>s mode 8-bit (F</u>		are received a	ind ninth bit can	be used as pa	rity dit						
	Don't care		<u> </u>										
bit 2	FERR: Frami	na Error bit											
		•	pdated by rea	ding RCREG	register and rec	eive next valid	bvte)						
	0 = No frami		,	0	5		. ,						
bit 1	OERR: Over	un Error bit											
		error (can be c	leared by clea	aring bit CREN)								
	0 = No overr												
bit 0		bit of Received											
	This can be a	ddress/data bi	t or a parity bil	t and must be	calculated by us	ser firmware.							

REGISTER 25-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER⁽¹⁾

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0					
ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN					
bit 7							bit C					
Legend:												
R = Readable		W = Writable		-	nented bit, rea							
u = Bit is uncl	•	x = Bit is unl	known	-n/n = Value a	at POR and B	OR/Value at all o	other Resets					
'1' = Bit is set		'0' = Bit is cl	eared									
bit 7	ABDOVF: A	uto-Baud Dete	ct Overflow bit									
	Asynchrono	<u>us mode</u> :										
		ud timer overflo										
		ud timer did no	t overflow									
	<u>Synchronou</u> Don't care	<u>s moue</u> .										
bit 6		eive Idle Flag b	bit									
	Asynchrono	-										
	1 = Receive											
		has been recei	ved and the red	ceiver is receiv	ing							
	<u>Synchronou</u> Don't care	<u>s moue</u> .										
bit 5		nted: Read as	'O'									
bit 4	-	chronous Clock		bit								
	-	Asynchronous mode:										
	 1 = Transmit inverted data to the RB7/TX/CK pin 0 = Transmit non-inverted data to the RB7/TX/CK pin 											
	<u>Synchronous mode</u> : 1 = Data is clocked on rising edge of the clock											
		clocked on risin clocked on fallir										
bit 3		bit Baud Rate										
		aud Rate Gene										
1.11.0		ud Rate Gener										
bit 2	-	nted: Read as	0									
bit 1		e-up Enable bit										
	Asynchrono		a falling edge	No character y	will be receive	d, byte RCIF wil	l ha sat W/LIE					
		matically clear	•••			a, byte iten wi						
		r is operating n	ormally									
	Synchronou	<u>s mode</u> :										
	Don't care											
bit 0		to-Baud Detect	Enable bit									
	Asynchrono		lo io onchlad (a	looro when and	to houd in new	valata)						
		aud Detect moo aud Detect moo		iears when au	io-Daud IS COM	ipiele)						
	<u>Synchronou</u>											
	Don't care											

REGISTER 25-3: BAUDCON: BAUD RATE CONTROL REGISTER

25.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 25-3 contains the formulas for determining the baud rate. Example 25-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 25-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

EXAMPLE 25-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

 $Desired Baud Rate = \frac{Fosc}{64([SPBRGH:SPBRGL] + 1)}$

Solving for SPBRGH:SPBRGL:




TABLE 25-3: BAUD RATE FORMULAS

(Configuration Bi	ts		Baud Rate Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Kate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	1	16-bit/Asynchronous	
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]
1	1	х	16-bit/Synchronous	

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair

TABLE 25-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	298	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
SPBRGL	Baud Rate	Generator	Data Regis	ter Low					299*	
SPBRGH	Baud Rate Generator Data Register High									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296	

Legend: — = unimplemented read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

					SYNC	C = 0, BRG	l = 0, BRG	616 = 0					
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc	= 18.43	2 MHz	Fosc	Fosc = 11.0592 MHz		
RATE	00000	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	_		_	_		_			_	_		_	
1200	—	—	—	1221	1.73	255	1200	0.00	239	1200	0.00	143	
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71	
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17	
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16	
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8	
57.6k	55.55k	-3.55	3	—	—	_	57.60k	0.00	7	57.60k	0.00	2	
115.2k	—	—	—	—	—	—	_	—	—	—	—	—	

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	C = 0, BRG	l = 0, BRG	616 = 0					
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc	: = 3.686	4 MHz	Fos	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300		_	_	300	0.16	207	300	0.00	191	300	0.16	51	
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12	
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	—	
9600	9615	0.16	12	_	_	_	9600	0.00	5	—	_	—	
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_	
19.2k	—	_	_	—	_	_	19.20k	0.00	2	—	_	_	
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	—	
115.2k	—	_	_	—	_	—	—	_	—	—	—	—	

					SYNC	C = 0, BRGH	l = 1, BRC	616 = 0				
BAUD	Foso	= 32.00	0 MHz	Fosc = 20.000 MHz			Fosc	: = 18.43	2 MHz	Fosc	= 11.059	92 MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	_	_		_	_		_	_		_	_
1200	_	_	_	_	_	_	_	_	_	—	_	_
2400	_	_	_	_		_	_	_	_	_	_	_
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

		SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Fos	c = 8.000) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	—	_	—	_		_		_	_	300	0.16	207	
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	—	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_	
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_	
115.2k	—	—	—	—	—	—	115.2k	0.00	1	—	—	—	

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303	
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575	
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287	
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71	
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65	
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35	
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11	
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5	

					SYNC	C = 0, BRGH	l = 0, BRG	616 = 1				
BAUD	Fos	c = 8.000) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	_	_	_	—	_	_	115.2k	0.00	1	—	_	_

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Foso	: = 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	′NC = 1,	BRG16 = 1			
BAUD	Fos	c = 8.000) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	_	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	_	_	—

25.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 25-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 25-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register, the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 25-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 25.3.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 25-6: BRG COUNTER CLOCK RA	res
----------------------------------	-----

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.




FIGURE 25-6: AUTOMATIC BAUD RATE CALIBRATION

25.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

25.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 25-7), and asynchronously if the device is in Sleep mode (Figure 25-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

25.3.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


<u>WUE Bit</u>

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

PIC16F/LF1826/27





25.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 25-9 for the timing of the Break character sequence.

25.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

FIGURE 25-9: SEND BREAK CHARACTER SEQUENCE Write to TXREG -Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

25.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- · FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 25.3.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

25.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

25.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

25.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

25.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

25.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.


A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

- 25.4.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.










TABLE 25-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	298	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
SPBRGL	Baud Rate G	Senerator Da	ta Register L	ow					299*	
SPBRGH	Baud Rate G	Generator Da	ta Register ⊦	ligh					299*	
TXREG	EUSART Tra	USART Transmit Data Register								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296	

Legend: — = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Transmission.

* Page provides register information.

25.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

25.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

25.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

25.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

25.4.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 7. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

FIGURE 25-12:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin TX/CK pin (SCKP = 0)	X bit 0 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7
TX/CK pin	
SREN bit	·0'
RCIF bit (Interrupt) ———— Read RCREG ————	
	gram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.

TABLE 25-8:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
RCREG	EUSART R	eceive Dat	a Register						292*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297
SPBRGL	Baud Rate	Generator	Data Regist	ter Low					299*
SPBRGH	Baud Rate	Generator	Data Regist	ter High					299*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296

Legend: — = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

* Page provides register information.

25.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

25.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see **Section 25.4.1.3 "Synchronous Master Transmission")**, except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 25.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit transmission is desired, set the TX9 bit.
- 5. Enable transmission by setting the TXEN bit.
- 6. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 7. Start transmission by writing the Least Significant 8 bits to the TXREG register.

TABLE 25-9:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
TXREG	EUSART Transmit Data Register							289*	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296

Legend: — = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission. * Page provides register information.

25.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 25.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 25.4.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 6. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 7. Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCREG register.
- 8. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

TABLE 25-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
RCREG	EUSART Receive Data Register						292*		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296

Legend: — = unimplemented read as '0'. Shaded cells are not used for synchronous slave reception.

* Page provides register information.

25.5 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

25.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for synchronous slave reception (see Section 25.4.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE global interrupt enable bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

25.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for synchronous slave transmission (see Section 25.4.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.


Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

26.0 CAPACITIVE SENSING MODULE

The capacitive sensing module allows for an interaction with an end user without a mechanical interface. In a typical application, the capacitive sensing module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the capacitive sensing module. The capacitive sensing module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- Multiple timer resources
- · Software control
- · Operation during Sleep





26.1 Analog MUX

The capacitive sensing module can monitor up to 12 inputs. The capacitive sensing inputs are defined as CPS<11:0>. To determine if a frequency change has occurred the user must:

- Select the appropriate CPS pin by setting the CPSCH<3:0> bits of the CPSCON1 register
- Set the corresponding ANSEL bit
- Set the corresponding TRIS bit
- · Run the software algorithm

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

26.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSOUT bit of the CPSCON0 register shows the status of the capacitive sensing oscillator, whether it is a sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either Timer0 or Timer1. The oscillator has three different current settings as defined by CPSRNG<1:0> of the CPSCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base
- Maximize the count differential in the timer during a change in frequency

26.3 Timer resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

26.4 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note: The fixed time base can not be generated by the timer resource that the capacitive sensing oscillator is clocking.

26.4.1 TIMER0

To select Timer0 as the timer resource for the capacitive sensing module:

- Set the T0XCS bit of the CPSCON0 register
- · Clear the TMR0CS bit of the OPTION register

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 19.0** "**Timer0 Module**" for additional information.

26.4.2 TIMER1

To select Timer1 as the timer resource for the capacitive sensing module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the capacitive sensing module. Refer to **Section 20.6.3 "Timer1 Gate Toggle Mode"** for additional information.

TABLE 26-1: TIMER1 ENABLE FU	UNCTION
------------------------------	---------

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

26.5 Software Control

The software portion of the capacitive sensing module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1
- Establishing the nominal frequency for the capacitive sensing oscillator
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load
- Set the frequency threshold

26.5.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin
- At the start of the fixed time base, clear the timer resource
- At the end of the fixed time base save the value in the timer resource

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

26.5.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin
- Use the same fixed time base as the nominal frequency measurement
- At the start of the fixed time base, clear the timer resource
- At the end of the fixed time base save the value in the timer resource

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

26.5.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "*Software Handling for Capacitive Sensing*" (DS01103) for more detailed information on the software required for capacitive sensing module.

Note:	For more information on general capacitive sensing refer to Application Notes:
	 AN1101, "Introduction to Capacitive Sensing" (DS01101)
	 AN1102, "Layout and Physical Design Guidelines for Capacitive Sensing" (DS01102)

26.6 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSON	—	—	_	CPSRNG1	CPSRNG0	CPSOUT	TOXCS
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7 CPSON: Capacitive Sensing Module Enable bit 1 = Capacitive sensing module is enabled 0 = Capacitive sensing module is disabled							
bit 6-4	Unimplemen	ted: Read as 'o)'				
bit 3-2	 CPSRNG<1:0>: Capacitive Sensing Oscillator Range bits 00 = Oscillator is off 01 = Oscillator is in low range. Charge/discharge current is nominally 0.1 μA. 10 = Oscillator is in medium range. Charge/discharge current is nominally 1.2 μA. 11 = Oscillator is in high range. Charge/discharge current is nominally 18 μA. 						
bit 1	CPSOUT: Capacitive Sensing Oscillator Status bit 1 = Oscillator is sourcing current (Current flowing out the pin) 0 = Oscillator is sinking current (Current flowing into the pin)						
bit 0	 o = Oscillator is sinking current (Current flowing into the pin) T0XCS: Timer0 External Clock Source Select bit If TMR0CS = 1 The T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0: 1 = Timer0 clock source is the capacitive sensing oscillator 0 = Timer0 clock source is the T0CKI pin If TMR0CS = 0 Timer0 clock source is controlled by the core/Timer0 module and is Fosc/4 						

REGISTER 26-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

REGISTER 26-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
	<u> </u>			CPSCH3	CPSCH2	CPSCH1	CPSCH0	
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable bi	t	U = Unimplem	nented bit, read a	as '0'		
u = Bit is unc	hanged	x = Bit is unkno	wn	-n/n = Value a	t POR and BOR	/Value at all oth	er Resets	
'1' = Bit is set	t	'0' = Bit is clear	ed					
bit 7-4	Unimplemer	ted: Read as '0'						
bit 3-0	CPSCH<3:0:	-: Capacitive Sens	sing Channe	I Select bits				
	If CPSON = (0					
	These b	its are ignored. No	channel is	selected.				
	If CPSON = 1	<u>.</u>						
	0000 =	channel 0, (CPS	0)					
	0001 =	channel 1, (CPS	1)					
	0010 =	channel 2, (CPS	channel 2, (CPS2)					
	0011 =	channel 3, (CPS	channel 3, (CPS3)					
	0100 =	channel 4, (CPS	4)					
	0101 =	channel 5, (CPS	5)					
	0110 =	channel 6, (CPS	6)					
	0111 =	channel 7, (CPS	7)					
	1000 =	channel 8, (CPS	8)					
	1001 =	channel 9, (CPS	9)					
1010 = channel 10, (CPS10								
	1011 = channel 11, (CPS11)							
	TOTT							
		Reserved. Do no	ot use.					
	1100 =	Reserved. Do no Reserved. Do no						
	1100 = 1101 =		ot use.					

TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	128
CPSCON0	CPSON	_	_	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	318
CPSCON1		_	_	_	CPSCH3	CPSCH2	CPSCH1	CPSCH0	319
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	185
TxCON	-	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0	191
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the capacitive sensing module.

© 2009 Microchip Technology Inc.

PIC16F/LF1826/27

NOTES:

27.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

In-Circuit Serial Programming[™] allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the Program Memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP[™] refer to the "*PIC16F/LF1826/27 Memory Programming Specification*" (DS41390)

27.1 High-voltage Programming Mode

The device is placed into high-voltage Program/Verify mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on $\overline{\text{MCLR}/\text{VPP}}$ to VIHH.

Note: The ICD 2 produces a VPP voltage greater than the maximum VPP specification of the PIC16F/LF1826/27. When using this programmer, an external circuit is required to keep the VPP voltage within the device specifications.

27.2 Low-Voltage Programming Mode


The Low-Voltage Programming mode allows the PIC16F/LF1826/27 devices to be programmed using VDD only, without high voltage. When the LVP bit of the Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage ICSP Program/Verify modes requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

FIGURE 27-1: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



PIC16F/LF1826/27

NOTES:

28.0 INSTRUCTION SET SUMMARY

Each PIC16 instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 28-3 lists the instructions recognized by the MPASM $^{\rm TM}$ assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

28.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 28-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

TABLE 28-2: ABBREVIATION DESCRIPTIONS

Field	Description				
PC	Program Counter				
TO	Time-out bit				
С	Carry bit				
DC	Digit carry bit				
Z	Zero bit				
PD	Power-down bit				

FIGURE 28-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file regist	er operations 7 6 0						
OPCODE	d f (FILE #)						
d = 0 for destination W d = 1 for destination f f = 7-bit file register address							
Bit-oriented file register operations 13 10 9 7 6 0							
	(BIT #) f (FILE #)						
b = 3-bit bit address f = 7-bit file register							
Literal and control oper	ations						
General							
13							
OPCODE	k (literal)						
k = 8-bit immediate	value						
CALL and GOTO instructio	ns only						
13 11 10	0						
OPCODE	k (literal)						
k = 11-bit immediate	e value						
MOVLP instruction only 13	7 6 0						
OPCODE	k (literal)						
k = 7-bit immediate							
MOVLB instruction only							
13	540						
OPCODE	k (literal)						
k = 5-bit immediate	value						
BRA instruction only							
13 9 OPCODE	8 0 k (literal)						
k = 9-bit immediate							
FSR Offset instructions	7 0 5 0						
13 OPCODE	7 6 5 0 n k (literal)						
	, ,						
n = appropriate FSF k = 6-bit immediate							
FSR Increment instruction 13	ns 3 2 1 0						
OPCODE	n m (mode)						
n = appropriate FSF m = 2-bit mode valu							
OPCODE only 13	0						
	CODE						

Mnemonic, Operands		Description	Cycles	14-Bit Opcode			Status	Netes	
		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE RE	EGISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED SI	KIP OPERATIO	ONS					
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE RE	GISTER OPER	ATION	IS			I	
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED SK	IP OPERATIO	NS					
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	-								
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

TABLE 28-3: PIC16F/LF1826/27 ENHANCED INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

Mnemonic, Operands		Description	Cycles	14-Bit Opcode			Status	Notes	
		Description		MSb			LSb	Affected	Notes
		CONTROL OPE	RATIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	-	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
INHERENT OPERATIONS									
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	_	Software device Reset	1	00	0000	0000	0001		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER O	PTIMIZED						
ADDFSR	n, k	Add Literal to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move INDFn to W, with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
MOVWI	n mm	Move W to INDFn, with pre/post inc/dec	1	00	0000	0001	lnmm		2
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2

TABLE 28-3: PIC16F/LF1826/27 ENHANCED INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

28.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	-32 ≤ k ≤ 31 n ∈ [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap around.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

AND W with f

ANDWF

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ensuremath{\left[0,1 \right]} \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>] ASRF f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd'

ister 'f'.		
	register f	2

is '1', the result is stored back in reg-

ADDWFC

ADD W and CARRY bit to f

Syntax:	[label] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[label]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[<i>label</i>]BRA label [<i>label</i>]BRA \$+k
Operands:	-256 ≤ label - PC + 1 ≤ 255 -256 ≤ k ≤ 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + $1 + k$. This instruction is a two-cycle instruction. This branch has a limited range.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRW	Relative Branch with W
Syntax:	[<i>label</i>] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a two-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[<i>label</i>]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC<10:0>, \\ (PCLATH<4:3>) \rightarrow PC<12:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W	COMF	Cor
Syntax:	[label] CALLW	Syntax:	[lab
Operands:	None	Operands:	0 ≤ 1 d ∈
Operation:	(PC) +1 \rightarrow TOS, (W) \rightarrow PC<7:0>, (PCLATH<6:0>) \rightarrow PC<14:8>	Operation: Status Affected:	u ∈ (f) – Z
Status Affected:	None	Description:	Z The plen
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a two-cycle instruction.		store

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ensuremath{\left[0,1\right]} \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W	
Syntax:	[label] CLRW	
Operands:	None	
Operation:	$\begin{array}{c} \text{00h} \rightarrow (\text{W}) \\ \text{1} \rightarrow \text{Z} \end{array}$	

Ζ

set.

W register is cleared. Zero bit (Z) is

Status Affected:

Description:

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[label] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

LSLF	Logical Left Shift
Syntax:	[<i>label</i>]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C ← register f ←0

LSRF	Logical Right Shift	
Syntax:	[<i>label</i>]]SEf{d}	

Syntax:	[<i>label</i>]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0 → register f → C

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

© 2009 Microchip Technology Inc.

ΜΟΥΙΨ	Move INDFn to W
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn] [<i>label</i>] MOVIW FSRn
Operands:	n ∈ [0,1] mm ∈ [00, 01, 10, 11]. -32 ≤ k ≤ 31 If not present, k = 0.
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$
Status Affected:	Z

mm	Mode	Syntax
00	Preincrement	++FSRn
01	Predecrement	FSRn
10	Postincrement	FSRn++
11	Postdecrement	FSRn

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

MOVLBMove literal to BSRSyntax:[label] MOVLB kOperands: $0 \le k \le 15$ Operation: $k \rightarrow BSR$ Status Affected:NoneDescription:The five-bit literal 'k' is loaded into the

Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[<i>label</i>]MOVLP k
Operands:	$0 \le k \le 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The seven-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k

Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A

MOVWF	Move W to f		
Syntax:	[<i>label</i>] MOVWF f		
Operands:	$0 \le f \le 127$		
Operation:	$(W) \rightarrow (f)$		
Status Affected:	None		
Description:	Move data from W register to register 'f'.		
Words:	1		
Cycles:	1		
Example:	MOVWF OPTION		
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F		

ΜΟΥΨΙ	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn] [<i>label</i>] MOVWI FSRn
Operands:	$\begin{array}{l} n \in [0,1] \\ mm \in [00, 01, 10, 11]. \\ -32 \leq k \leq 31 \\ lf not present, k = 0. \end{array}$
Operation:	$\label{eq:states} \begin{split} W &\to INDFn \\ Effective \ address \ is \ determined \ by \\ \bullet \ FSR + 1 \ (preincrement) \\ \bullet \ FSR + 1 \ (preincrement) \\ \bullet \ FSR + k \ (relative \ offset) \\ After \ the \ Move, \ the \ FSR \ value \ will \ be \\ either: \\ \bullet \ FSR + 1 \ (all \ increments) \\ \bullet \ FSR + 1 \ (all \ increments) \\ Unchanged \end{split}$
Status Affected:	None

mm	Mode	Syntax
00	Preincrement	++FSRn
01	Predecrement	FSRn
10	Postincrement	FSRn++
11	Postdecrement	FSRn

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP

Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

No Operation

OPTION	Load OPTION_REG Register with W	
Syntax:	[label] OPTION	
Operands:	None	
Operation:	$(W) \to OPTION_REG$	
Status Affected:	None	
Description:	Move data from W register to OPTION_REG register.	

RESET	Software Reset	
Syntax:	[label] RESET	
Operands:	None	
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.	
Status Affected:	None	
Description:	This instruction provides a way to execute a hardware Reset by soft- ware.	

RETFIE	Return from Interrupt		
Syntax:	[label] RETFIE		
Operands:	None		
Operation:	$\begin{array}{l} TOS \to PC, \\ \mathtt{1} \to GIE \end{array}$		
Status Affected:	None		
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.		
Words:	1		
Cycles:	2		
Example:	RETFIE		
	After Interrupt PC = TOS GIE = 1		

RETURN	Return from Subroutine	
Syntax:	[label] RETURN	
Operands:	None	
Operation:	$TOS\toPC$	
Status Affected:	None	
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	

RETLW	Return with literal in W	RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RLF f,d
Operands:	$0 \le k \le 255$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operation:	See description below
Status Affected:	None	Status Affected:	С
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1		C Register f
Cycles:	2	Words:	1
Example:	CALL TABLE;W contains table ;offset value	Cycles:	1
	• ;W now has table value	Example:	RLF REG1,0
TABLE	•		Before Instruction
	• ADDWF PC ;W = offset RETLW k1 ;Begin table		REG1 = 1110 0110 C = 0 After Instruction
	RETLW k2 ;		REG1 = 1110 0110
			W = 1100 1100
	• RETLW kn ; End of table		C = 1
	Before Instruction W = 0x07 After Instruction		

W =

value of k8

RRF	Rotate Right f through Carry		
Syntax:	[<i>label</i>] RRF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	See description below		
Status Affected:	С		
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		
	C Register f		

SUBLW	Subtract W from literal			
Syntax:	[label] Sl	[label] SUBLW k		
Operands:	$0 \le k \le 255$	$0 \le k \le 255$		
Operation:	k - (W) → (W	$k - (W) \to (W)$		
Status Affected:	C, DC, Z	C, DC, Z		
Description:	The W register is subtracted (2's com- plement method) from the eight-bit literal 'k'. The result is placed in the W register.			
	C = 0	W > k		
	C = 1	$W \le k$		
	DC = 0	W<3:0> > k<3:0>		

DC = 1

 $W<3:0> \le k<3:0>$

W<3:0> > f<3:0>

 $W<3:0> \le f<3:0>$

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT}, \\ \textbf{0} \rightarrow \underline{\text{WDT}} \text{ prescaler}, \\ \textbf{1} \rightarrow \overline{\text{TO}}, \\ \textbf{0} \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W from f								
Syntax:	[label] SU	JBWF f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$								
Operation:	(f) - (W) \rightarrow (c	(f) - (W) \rightarrow (destination)							
Status Affected:	C, DC, Z								
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.								
	C = 0	W > f							
	C = 1	$W \leq f$							

DC = 0

DC = 1

SUBWFB	Subtract W from f with Borrow					
Syntax:	SUBWFB f {,d}					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$					
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$					
Status Affected:	C, DC, Z					
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.					

SWAPF	Swap Nibbles in f				
Syntax:	[label] SWAPF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$				
Status Affected:	None				
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.				

XORLW	Exclusive OR literal with W							
Syntax:	[<i>label</i>] XORLW k							
Operands:	$0 \le k \le 255$							
Operation:	(W) .XOR. $k \rightarrow (W)$							
Status Affected:	Z							
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.							

TRIS	Load TRIS Register with W	XORWF	Exclusive OR W with f
Syntax:	[label] TRIS f	Syntax:	[<i>label</i>] XORWF f,d
Operands: Operation:	$5 \le f \le 7$ (W) \rightarrow TRIS register 'f'	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Status Affected:	None	Operation:	(W) .XOR. (f) \rightarrow (destination)
Description:	Move data from W register to TRIS	Status Affected:	Z
	register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.


29.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings^(†)


_	
Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss, PIC16F1826/27	0.3V to +6.5V
Voltage on VDD with respect to Vss, PIC16LF1826/27	0.3V to +4.0V
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on all other pins with respect to Vss0.	3√ (o (VDD) + 0.3V)
Total power dissipation ⁽¹⁾	
Maximum current out of Vss pin	
Maximum current into VDD pin	
Clamp current, Ік (VPIN < 0 or VPIN > VDD)	/ ± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports ⁽²⁾ , -40°C \leq TA \leq +85°C for industrial	200 mA
Maximum current sunk by all ports ⁽²⁾ , -40°C \leq TA \leq +125°C for extended	90 mA
Maximum current sourced by all ports ⁽²⁾ , $40^{\circ}C \le TA \le +85^{\circ}C$ for industrial	140 mA
Maximum current sourced by all ports ⁽²⁾ , -40°C \leq TA \leq +125°C for extended	65 mA
Note 1: Power dissipation is calculated as follows: PDIS \neq VDR \times {IDD $- \Sigma$ IOH} + Σ {(VDD - VOH	i) x IOH} + Σ (VOI x IOL).
+ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause perman device. This is a stress rating only and functional operation of the device at those or any other co	

device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.









29.1 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended)


PIC16LF	1826/27		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $					
PIC16F1	826/27			rd Oper ng temp	•	onditions (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended		
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
D001	Vdd	Supply Voltage						
		PIC16LF1826/27	1.8 2.3	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz (NOTE 2)	
D001		PIC16F1826/27	1.8 2.3	_	5.5 5.5	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz (NOTE 2)	
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾			•		\sim	
		PIC16LF1826/27	1.5	_		V	Device in Sieep-mode	
D002*		PIC16F1826/27	1.7	—	_	V	Device in Sleep mode	
	VPOR*	Power-on Reset Release Voltage	_	1.6	_	V,		
	VPORR*	Power-on Reset Rearm Voltage					\bigtriangledown	
		PIC16LF1826/27	_	0.8		\mathcal{N}	Device in Sleep mode	
		PIC16F1826/27	_	1.7		\sim	Device in Sleep mode	
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	-5.5 -6.0 -5.5 -6.0 -5.5 -6.0		5.5 6 5.5 6 5.5 6)	$\begin{array}{l} 1.024V, \ VDD \geq 2.5V, \ 85^{\circ}C\\ 1.024V, \ VDD \geq 2.5V, \ 125^{\circ}C\\ 2.048V, \ VDD \geq 2.5V, \ 85^{\circ}C\\ 2.048V, \ VDD \geq 2.5V, \ 125^{\circ}C\\ 4.096V, \ VDD \geq 4.75V, \ 85^{\circ}C\\ 4.096V, \ VDD \geq 4.75V, \ 125^{\circ}C\\ \end{array}$	
	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC, Initial Accuracy	5.5 5.9 5.0 -5.6 5.0 -5.6 -5.6 -5.6 -5.6		5.5 6 5.5 6 5.5 6	%	$\begin{array}{l} 1.024V, \ VDD \geq 2.5V, \ 85^{\circ}C \\ 1.024V, \ VDD \geq 2.5V, \ 125^{\circ}C \\ 2.048V, \ VDD \geq 2.5V, \ 85^{\circ}C \\ 2.048V, \ VDD \geq 2.5V, \ 125^{\circ}C \\ 4.096V, \ VDD \geq 4.75V, \ 85^{\circ}C \\ 4.096V, \ VDD \geq 4.75V, \ 125^{\circ}C \end{array}$	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 7.1 "Power-on Reset (POR)" for details.	

* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.6V, 25 °C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which you can be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MH2 operation.



29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended)

PIC16LF	1826/27	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
PIC16F1	326/27		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param	Device	Min.	Trent	Max	Units		Conditions	
No.	Characteristics	wiin.	Тур†	Max.	Units	Vdd	Note	
	Supply Current (IDD) ^{(1,}	2)						
D010		-	7.0	_	μΑ	1.8	Fosc = 32 kHz	
		—	9.0	_	μA	3.0	LP Oscillator mode	
D010			9.5	_	μΑ	1.8	Fosc = 32 kHz	
		—	12.5	—	μΑ	3.0	LP Oscillator mode	
		_	13.5	_	μΑ	5.0		
D011		_	110	—	μΑ	1.8	Fosc = 1 MHz	
		_	220	_	μΑ	3.0	XT Oscillator mode	
D011		—	130	_	μA	1.8	Fosc = 1 MHz	
		—	240	_	μA	3.0	XT Oscillator mode	
		—	300	_	μA	5.0		
D012		_	290	_	μA	1.8	Fosc = 4 MHz	
		_	520	_	μA	3.0	XT Oscillator mode	
D012		—	300	_	μA	1.8	Fosc = 4 MHz	
		_	550	_	μA	3.0	XT Oscillator mode	
		_	670	_	μA	5.0		
D013		_	80	_	μΑ	1.8	Fosc = 1 MHz	
		_	130	_	μA	3.0	EC Oscillator mode, Medium-power mode	
D013		_	100	—	μA	1.8	Fosc = 1 MHz	
		—	150	—	μA	3.0	EC Oscillator mode Medium-power mode	
		—	190		μA	5.0		
D014		_	260	—	μA	1.8	Fosc = 4 MHz	
		—	450	_	μΑ	3.0	EC Oscillator mode, Medium-power mode	
D014			280	—	μA	1.8	Fosc = 4 MHz	
		_	480	_	μΑ	3.0	EC Oscillator mode Medium-power mode	
		—	560	_	μA	5.0		

* These parameters are characterized but not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

- **3:** 8 MHz internal RC oscillator with 4x PLL enabled.
- **4:** 8 MHz crystal oscillator with 4x PLL enabled.

5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended) (Continued)

PIC16LF1	826/27	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$					
PIC16F18	326/27			d Operatin g tempera	ture -	40°C ≤ TA	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended
Param No.	Device Characteristics	Min.	Тур†	Max.	Units		Conditions
NO.						VDD	Note
	Supply Current (IDD) ^{(1, 2}	2)		•		i	
D015		_	3.6	—	μA	1.8	Fosc = 31 kHz
		_	4.0	—	μA	3.0	LFINTOSC mode
D015		—	5.5	—	μA	1.8	Fosc = 31 kHz
		—	8.5	—	μA	3.0	
		_	9.7	—	μA	5.0	
D016		—	110	—	μA	1.8	FOSC=500kHz MEINTOSC mode
			150	—	μA	3.0 <	
D016		_	120	—	μA	1.8	Fosc = 500 kHz MFIN7OSC mode
		—	160	—	μA	$\langle 30 \rangle$	
		—	190	—	μΑ	5.0	
D017*		_	0.8	—	mA (1.8	Fosc = 8 MHz HFINTOSC mode
			1.3	—	mA	3.0	
D017*		_	0.8	<	< mA	1.8	Fosc = 8 MHz HFINTOSC mode
		_	1.3		mA	3.0	
		—	1.4	$\left\langle =\right\rangle$	mĂ	5.0	
D018		_	1.2	$\langle \mathcal{F} \rangle$	mA	1.8	Fosc = 16 MHz HFINTOSC mode
		_	2.0	\searrow	mA	3.0	
D018		- /	/12	–	mA	1.8	Fosc = 16 MHz HFINTOSC mode
		- \	2.0		mA	3.0	
		(-)	2.3	—	mA	5.0	
D019	~	(-)) 4.0	—	mA	3.0	Fosc = 32 MHz
		\sum	4.4	—	mA	3.6	HFINTOSC mode (Note 3)
D019	$\langle \overline{c} \rangle$	\rightarrow	3.9	—	mA	3.0	Fosc = 32 MHz
	\sim	—	4.2	—	mA	5.0	HFINTOSC mode (Note 3)

* These parameters are characterized but not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail_all/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

8.///Hz internal RC oscillator with 4x PLL enabled.

4: 8/MHz crystal oscillator with 4x PLL enabled.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ..

3:

29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended) (Continued)

PIC16LF1	1826/27	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
PIC16F18	326/27		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended \sim						
Param	Device	Min	Turnt	Мах	Unito		Conditions		
No.	Characteristics	Min.	Тур†	Max.	Units	Vdd	Note		
	Supply Current (IDD) ^{(1, 2}	2)	_						
D020			3.3	_	mA	3.0	Fosc = 32 MHz		
			3.6	_	mA	3.6	HS Oscillator mode (Note 4)		
D020		_	3.3	—	mA	3.0	Fosc = 32 MHz		
			3.8	_	mA	5.0	HS Oscillator mode (Note 4)		
D021			410	_	μA	1.8	Fosc = 4 MHz		
			710	_	μA	3.0	EXTRC mode (Note 5)		
D021		_	430	_	μA	1.8	FOSC = A-WHZ		
			730	_	μA	3.0	EXTRC mode (Note 5)		
		_	860	_	μA	5.0			

* These parameters are characterized but not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: 8 MHz internal RC oscillator with 4x PLL enabled.

- 4: 8 MHz crystal oscillator with 4x PLL enabled.
- 5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kQ.

29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down)

PIC16LF1	Standard Operating Cond Operating temperature			ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended					
PIC16F18	26/27			rd Operating temper		ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended			
Param	Device Characteristics	Min.	Typt	Max.	Max.	Units		Conditions	
No.	Device Characteristics		וקעי	+85°C	+125°C	Onits	Vdd	Note	
	Power-down Base Current	(IPD) ⁽²⁾	_	-					
D022		_	0.02	—		μA	1.8	WD7, BOR, EVR, and T1OSC	
			0.03	—	—	μΑ	3.0	disabled, all Peripherals Inactive	
D022		—	1.6		—	μΑ	1.8	WDT, BOR, FVR, and T1OSC	
		—	1.9			μΑ	3.0 \	disabled, all Peripherals Inactive	
		—	2.0	—	—	μA	∕5,0 ∖	×	
D023		_	0.5		—	μΑ	18	LPWDT Current (Note 1)	
		_	0.8	_	—	μA	3.0		
D023		—	1.9	—		(HA)	1,8	LPWDT Current (Note 1)	
		_	2.3		<	KAA	>3.0		
		—	2.4			<u></u>	5.0		
D023A		—	8.5	—		μA	1.8	FVR current (Note 1)	
			8.5	$- \nearrow$		/ μΑ	3.0		
D023A		_	32	\leftarrow	2 -	μA	1.8	FVR current (Note 1)	
		_	38	$\langle - \rangle$	<u> </u>	μA	3.0		
		_	68	77	\sim –	mA	5.0		
D024			8.1	\sum	—	μA	3.0	BOR Current (Note 1)	
D024		—	17		—	μA	3.0	BOR Current (Note 1)	
			18 `	-	—	μA	5.0		
D025		$\langle \langle / \rangle$	0.6		—	μA	1.8	T1OSC Current (Note 1)	
		$\overline{2}$	0.8	_	—	μA	3.0		
D025		A)	3.0		—	μA	1.8	T1OSC Current (Note 1)	
		<u></u>	3.5		—	μA	3.0		
		_	4.0		—	μA	5.0		
D026		—	0.1	—		μΑ	1.8	A/D Current (Note 1, Note 3), no	
		—	0.1	—	—	μΑ	3.0	conversion in progress	
D026		—	16	—	—	μΑ	1.8	A/D Current (Note 1, Note 3), no	
	$\left \right\rangle \left \right\rangle$	—	21	—	—	μΑ	3.0	conversion in progress	
		_	25	—	—	μA	5.0		

These parameters are characterized but not tested.

Datalin "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend: TBD = To Be Determined

Note \uparrow : The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down) (Continued)

PIC16LF1	826/27			rd Operating temper		-40°C ≤	$TA \le +85^{\circ}$	erwise stated) C for industrial °C for extended		
PIC16F18	26/27							ess otherwise stated) .≤ +85°C for industrial .≤ +125°C for extended		
Param	Device Characteristics	Min.	Typ†	Max.	Max.	Units		Conditions		
No.	Device Unaracteristics		וקעי	+85°C	+125°C	onits	VDD	Note		
	Power-down Base Current	(IPD) ⁽²⁾								
D026A*		_	250	—		μA	1.8	A/D Current (Note 1, Note 3),		
		_	250	—	_	μA	3.0	conversion in progress		
D026A*			280	—	—	μΑ	1.8	A/D Current (Note 1, Note 3),		
		_	280	—	—	μΑ	3.0	conversion in progress		
		—	280	—	—	μA	5.0			
D027		_	3.5	—	—	μΑ	1.8	Cap Sense Low Power		
		_	7			μΑ	3.0	Oscillator mode (Note 1)		
D027		_	3.5		—	μA	1.8	Cap Sense Low Power		
			7			μA	3.0	Oscillator mode (Note 1)		
		_	32			MA V	5.0			
D027A		_	4.2		- /	THA \	1.8	Cap Sense Medium Power Oscillator mode (Note 1)		
D0074		_	6	_	-((μA)	[•] 3.0	, <i>,</i>		
D027A			8.5			HA/	1.8	Cap Sense Medium Power Oscillator mode (Note 1)		
		_	11	- <	\leftarrow	μA	3.0			
D027B		-	11 12	\neg	\rightarrow	μΑ	5.0	Can Sanaa Lligh Dowar		
D027B			32 /		\rightarrow	μA A	1.8 3.0	Cap Sense High Power Oscillator mode (Note 1)		
D027B			16		>	μΑ μΑ	1.8	Cap Sense High Power		
00270			/36	\sum		μΑ	3.0	Oscillator mode (Note 1)		
		_/	A2			μΑ	5.0			
D028			6.9	<u>} _</u>		μΑ	1.8	Comparator Current, Low Power		
0020		(Fr	7.0	_	—	μΑ	3.0	mode, one comparator enabled (Note 1)		
D028	\land		9.0	—	—	μA	1.8	Comparator Current, Low Power		
		. \	9.3		_	μA	3.0	mode, one comparator enabled		
			9.8		_	μA	5.0	(Note 1)		
D028A		_	6.6	_	_	μΑ	1.8	Comparator Current, Low Power		
		—	6.8	—	—	μΑ	3.0	mode, two comparators enabled (Note 1)		
D028A		_	8.5		_	μΑ	1.8	Comparator Current, Low Power		
	\sim	—	8.8	—	—	μΑ	3.0	mode, two comparators enabled (Note 1)		
	$(\langle \rangle)$	—	9.2	—	—	μA	5.0			

* These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend:\ \TBD = To Be Determined

Note 1: [✓] The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down) (Continued)

PIC16LF1	826/27			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +85^{\circ}\mbox{C for industrial} \\ -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +125^{\circ}\mbox{C for extended} \end{array}$							
PIC16F182	26/27			rd Operating temper	•	erwise stated) C for industrial °C for extended					
Param	Device Characteristics Min				Max.	Units		Conditions			
No.	Device Characteristics	win.	Тур†	+85°C	+125°C	Units	Vdd	Note			
	Power-down Base Current	(IPD) ⁽²⁾									
D028B			24	—	—	μA	1.8	Comparator Current, High Power			
			25	_	—	μA	3.0	mode, one comparator enabled (Note 1)			
D028B			27	—	—	μA	1.8	Comparator Current, High Power			
		_	28	_	—	μA	3.0	mode, one comparator enabled			
			29	—	_	μA	5.0	(Note 1)			
D028C			40	—	—	μA	4.8	Comparator Current, High Power			
		_	41	_	_	μĄ	3.0	Mode, two comparators enabled			
D028C		_	43	—	_	μA	7.8	Comparator Current, High Power			
		_	44	_	- /	(µA)	3.0	mode, two comparators enabled			
		_	45	_	_	J HA	5.0	(Note 1)			

These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base Ipp on NPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base Ipp or IPp current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-inopedance state and tied to VDD.

3: A/D oscillator source is FRC.

© 2009 Microchip Technology Inc.

29.4 DC Characteristics: PIC16F/LF1826/27-I/E

	DC C	HARACTERISTICS		mperature	-40°C ≤ TA	≤ +85°C	otherwise stated) for industrial C for extended
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					
D030		with TTL buffer	_		0.8	V	$4.5V \le VDD \le 5.5V$
D030A			—	—	0.15 Vdd	V	$1.8V \leq VDD \leq 4.5V$
D031		with Schmitt Trigger buffer	—	_	0.2 Vdd	V	2.0V ≤ VDD ≤ 5,5V
		with I ² C™ levels	_		0.3 VDD	V	
		with SMBus™ levels	_		0.8	V	2.7V ≤ VØD ≤ 5.5V
D032		MCLR, OSC1 (RC mode) ⁽¹⁾	_		0.2 VDD	V	
D033		OSC1 (HS mode)	_		0.3 VDD	V	\sim
	Vih	Input High Voltage	•		•		
		I/O ports:		_	_	$\langle \rangle$	
D040		with TTL buffer	2.0	—	—	X	4,5V ≤ VDD ≤ 5.5V
D040A			0.25 VDD +	_	_	Y	$1.8 \text{ V} \leq \text{VDD} \leq 4.5 \text{ V}$
			0.8			>	\sum^{\sim}
D041		with Schmitt Trigger buffer	0.8 VDD	_	\leftarrow		$2.0V \le VDD \le 5.5V$
		with I ² C™ levels	0.7 Vdd	-	\sim	V	
		with SMBus™ levels	2.1	— ((\rightarrow)	νv	$2.7V \leq V\text{DD} \leq 5.5V$
D042		MCLR	0.8 VDD			V	
D043A		OSC1 (HS mode)	0.7 VDD	$H \land$		V	
D043B		OSC1 (RC mode)	0.9 VDD	\sim	—	V	(Note 1)
	lı∟	Input Leakage Current ⁽²⁾	<	$\langle / \rangle \rangle$	>		
D060		I/O ports			± 125	nA	Vss \leq VPIN \leq VDD, Pin at high- impedance at 85°C
				∕∕± 5	± 1000	nA	125°C
D061		MCLR ⁽³⁾	$\rightarrow - $	≥ ± 50	± 200	nA	$Vss \le VPIN \le VDD$ at $85^{\circ}C$
	IPUR	Weak Pull-up Current	\square	_			
D070*			23	100 140	200 300	μA	VDD = 3.3V, VPIN = VSS VDD = 5.0V, VPIN = VSS
	Vol	Output Low Voltage ⁽⁴⁾	\sim		I		
D080		I/O ports	_	_	0.6	V	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V

TBD = To Be Determined Legend:

*

These parameters are characterized but not tested.

† Data in "Typ" dolumn's at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillate configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode

 Negative current is defined as current sourced by the pin.
 The takage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

29.4 DC Characteristics: PIC16F/LF1826/27-I/E (Continued)

	DC CI	IARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Sym.	Characteristic	c Min. Typ†		Max.	Units	Conditions				
	Voн	Output High Voltage ⁽⁴⁾					\wedge				
D090		I/O ports	Vdd - 0.7	_	_	V	IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3:3V IOH = 1mA, VDD = 1 :8V				
		Capacitive Loading Specs of	on Output Pins								
D101*	COSC2	OSC2 pin	-	_	15	pF	In XT, HS and LR modes when external clock is used to drive OSCI				
D101A*	Сю	All I/O pins	_	_	50	pF					

Legend: TBD = To Be Determined

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not performended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

29.5 Memory Programming Requirements

DC CHA	ARACTE	RISTICS	Standard O Operating te				ess otherwise stated) 125°C
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP/RA5 pin	8.0	—	9.0	V	(Note 3, Note 4)
D111	IDDP	Supply Current during Programming	—	—	10	mA	
D112		VDD for Bulk Erase	2.7	_	VDD max.	V	$\square \land \bigcirc$
D113	VPEW	VDD for Write or Row Erase	VDD min.		VDD max.	V <	
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	_	-	1.0	mA	
D115	IDDPGM	Current on VDD during Erase/Write	_		5.0	MA	
		Data EEPROM Memory			\square	\searrow	
D116	ED	Byte Endurance	—	100K [〈]	$\langle \langle -$	ĴÆ/W	-40°C to +85°C
D117	Vdrw	VDD for Read/Write	Vdd min.	$\overline{(}$	Vod max.	V	
D118	TDEW	Erase/Write Cycle Time	/	> 4.0	/5.0	ms	
D119	TRETD	Characteristic Retention	40 <<	$\langle \rangle$	_	Year	Provided no other specifications are violated
D120	TREF	Number of Total Erase/Write Cycles before Refresh ⁽²⁾		YOM	—	E/W	-40°C to +85°C
		Program Flash Memory	$//\bigcirc$				
D121	Eр	Cell Endurance	\searrow	10K	—	E/W	-40°C to +85°C (Note 1)
D122	Vpr	VDD for Read	VDD min.	—	VDD max.	V	
D123	Tiw	Self-timed Write Cycle Time		2	2.5	ms	
D124	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Refer to Section 11.5.1 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance

3: Required only if single-supply programming is disabled.

4: The MRLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

29.6 Thermal Considerations

Sym.	Characteristic	Тур.	Units	Conditions
θJA	Thermal Resistance Junction to Ambient	TBD	°C/W	18-pin PDIP package
		TBD	°C/W	18-pin SOIC package
		TBD	°C/W	20-pin SSOP package
		TBD	°C/W	28-pin UQFN 4x4mm package
		TBD	°C/W	28-pin QFN 6x6mm package
θJC	Thermal Resistance Junction to Case	TBD	°C/W	18-pin SPDIP package
		TBD	°C/W	18-pin SOIC package
		TBD	°C/W	20-pin SSOP package
		TBD	°C/W	28-pin UQFN 4x4mm package
		TBD	°C/W	28-pm QEN 6x6mm package
TJMAX	Maximum Junction Temperature	150	°C	
PD	Power Dissipation		W	PQ = PINTERNAL + PI/O
PINTERNAL	Internal Power Dissipation		W	RWTERNAL = IDD x VDD ⁽¹⁾
Pı/o	I/O Power Dissipation		W	$R \neq \Sigma$ (Iol * Vol) + Σ (Ioh * (VDD - Voh))
PDER	Derated Power		//w	RØER = PDMAX (ΤJ - ΤΑ)/θJA ⁽²⁾
	g temperatu Sym. θJA θJC θJC ΠJMAX PD PINTERNAL PI/O PDER	θJA Thermal Resistance Junction to Ambient θJA Thermal Resistance Junction to Ambient θJC Thermal Resistance Junction to Case θJC Thermal Resistance Junction to Case PJC Maximum Junction Temperature PD Power Dissipation PINTERNAL Internal Power Dissipation PI/O I/O Power Dissipation PDER Derated Power	g temperature -40°C ≤ TA ≤ +125°C Sym. Characteristic Typ. θJA Thermal Resistance Junction to Ambient TBD TBD TBD TBD TBD TBD TBD ØJC Thermal Resistance Junction to Case TBD ØJC Thermal Resistance Junction to Case TBD ØJC Thermal Resistance Junction to Case TBD TBD TBD TBD TJMAX Maximum Junction Temperature 150 PD Power Dissipation PI/O I/O Power Dissipation PDER Derated Power	g temperature-40°C ≤ TA ≤ +125°CSym.CharacteristicTyp.UnitsθJAThermal Resistance Junction to AmbientTBD°C/WTBD°C/WTBD°C/WTBD°C/WTBD°C/WØJCThermal Resistance Junction to CaseTBD°C/WØJCThermal Resistance Junction to CaseTBD°C/WØJCTBD°C/WTBD°C/WØJAInternal Power Dissipation—WPI/OI/O Power Dissipation—WPDERDerated Power—W

Legend: TBD = To Be Determined

Note 1: IDD is current to run the chip alone without driving any load on the output pins.


2: TA = Ambient Temperature

3: T_J = Junction Temperature

29.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS



29.8 AC Characteristics: PIC16F/LF1826/27-I/E

Q4 Q1 Q2 Q3 Q4 Q1 OSC1/CLKIN	FIGURE 29-0.	
OS03	OSC1/CLKIN	
OSC2/CLKOUT (LP,XT,HS Modes)		
OSC2/CLKOUT (CLKOUT Mode)		

FIGURE 29-6: CLOCK TIMING

TABLE 29-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating	•	$\begin{array}{ll} \text{ng Conditions (unless otherwise} \\ \text{ature} & -40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C} \end{array}$	stated)				
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	/	0,5	MHz	EC Oscillator mode (low)
			DC <	$\langle \langle A \rangle$	4	MHz	EC Oscillator mode (medium)
			DQ	\searrow	32	MHz	EC Oscillator mode (high)
		Oscillator Frequency ⁽¹⁾		32.768	_	kHz	LP Oscillator mode
			Q.T	\sim	4	MHz	XT Oscillator mode
			$\langle 1 \rangle$	> —	4	MHz	HS Oscillator mode, VDD $\leq 2.3V$
		\land	\mathbf{V}	—	20	MHz	HS Oscillator mode, VDD > 2.3V
			DĊ	—	4	MHz	RC Oscillator mode
OS02	Tosc	External CLKIN Period	> 27	_	8	μs	LP Oscillator mode
			250	—	~	ns	XT Oscillator mode
			50	—	~	ns	HS Oscillator mode
			31.25	—	~	ns	EC Oscillator mode
		Oscillator Period	—	30.5	_	μs	LP Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
		\sim	50	—	1,000	ns	HS Oscillator mode
			250	—	—	ns	RC Oscillator mode
OS03	Тсү	Instruction Cycle Time ⁽¹⁾	125	_	DC	ns	TCY = Fosc/4
OS04*	TosH,	External CLKIN High,	2	—		μs	LP oscillator
/	TosL	External CLKIN Low	100	—	—	ns	XT oscillator
	$\langle \rangle \rangle$		20	—	—	ns	HS oscillator
OS05*	TosR,	External CLKIN Rise,	0	—	8	ns	LP oscillator
$\langle \rangle$	TosF	External CLKIN Fall	0	—	~	ns	XT oscillator
	\downarrow		0	—	8	ns	HS oscillator

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 29-2: OSCILLATOR PARAMETERS

Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC	±2%	_	16.0		MHz	$0^{\circ}C \le TA \le +85^{\circ}C$, $VDD \ge 2.5^{\circ}C$
		Frequency ⁽²⁾	±5%	_	16.0	_	MHz	-40°C ≤ TA ≤ +125°C
OS08A	MFosc	Internal Calibrated MFINTOSC	±2%	_	500		kHz	$0^{\circ}C \le TA \le +85^{\circ}C, \forall DD \ge 2.5^{\circ}$
		Frequency ⁽²⁾	±5%	_	500		kHz	-40°C ≤ TA ≤ +125°C
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	—	_	5	8	μs	
		MFINTOSC Wake-up from Sleep Start-up Time	—	_	20	30	μs	$\bigwedge \searrow$

* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/so higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

- 2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended
- 3: By design.

TABLE 29-3: PLL CLOCK TIMING SPECIFICATIONS (VpD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	—	32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	—	—	2	ms	
F13*	ΔCLK	CLKOUT Stability (Jitter)	-0.25%	—	+0.25%	%	

These parameters are characterized but not tested.

† Data in "Typ" column is at \$V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 29-4: CLKOUT AND I/O TIMING PARAMETERS

		g Conditions (unless otherwise stated) ure $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾	—	_	70	ns	VDD = 3.3-5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	—	_	72	ns	VDD = 3.3-5.0V
OS13	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	—	_	20	ns	
OS14	TioV2ckH	Port input valid before CLKOUT↑ ⁽¹⁾	Tosc + 200 ns	_	_	ns	\bigcirc
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDQ = 3.3-5.0V
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50		_	ns	VDD = 3.3-5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_		ns	>
OS18	TioR	Port output rise time ⁽²⁾		40 15	72	798	VDD = 1.8V VDD = 3.3-5.0V
OS19	TioF	Port output fall time ⁽²⁾	_	28 75	55 30	ns	VDD = 1.8V VDD = 3.3-5.0V
OS20*	Tinp	INT pin input high or low time	25 /	$) - \langle$	> -	ns	
OS21*	Tioc	Interrupt-on-change new input level time	25		—	ns	


These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Includes OSC2 in CLKOUT mode.

FIGURE 29-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING






TABLE 29-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 5			μs μs	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V
31	TWDTLP	Low-Power Watchdog Timer Time-out Period (No Prescaler)	10	18	27	ms	VDD = 3.3V-5V
32	Tost	Oscillator Start-up Timer Period ^{(1), (2)}	_	1024	_	Tosc	(Note 3)
33*	TPWRT	Power-up Timer Period, $\overline{PWRTE} = 0$	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset		—	2.0	μs	
35	VBOR	Brown-out Reset Voltage	2.38 1.80	2.5 1.9	2.65 2.05	V	BORV≆2:5¥ BORV€1.9V
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	Mit /	40°C to +85°C
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5	pis	VDD ≤ VBOR

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 2: By design.
 - 3: Period of the slower clock.
 - 4: To ensure these voltage tolerances, XDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 29-10: TIMERO AND TIMER EXTERNAL CLOCK TIMINGS




TABLE 29-6: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	rd Operating (ng Temperatur	•	nless otherwis ≤ +125°C	e stated)					
Param No.	Sym.		Characteristic	Min.	Тур†	Max.	Units	Conditions	
40*	Тт0Н	T0CKI High F	Pulse Width No Prescaler		0.5 Tcy + 20	_		ns	
				With Prescaler	10	_	_	ns	\land
41*	TT0L	T0CKI Low P	ulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	\sim
		With Prescaler		10	— —		ns		
42*	T⊤0P	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u>		_	ns(N = prescale value (2, 4,)) 256)
		T (0) (1) 11 1			N			\bigtriangleup	\leq
45*	T⊤1H	T1CKI High Time	Synchronous, N	lo Prescaler	0.5 Tcy + 20	—		> ns \	
			Synchronous, with Prescaler		15	_	\checkmark	ns	\checkmark
			Asynchronous		30	_	$\langle \rangle$	ns	
46*	TT1L	T1CKI Low	Synchronous, No Prescaler		0.5 Tcy + 20	~	$\langle \forall \rangle$	∕ns	
		Time	Synchronous, w	vith Prescaler	15	$\langle \rangle$, Η	ns	
			Asynchronous		30 /	Ň	\searrow	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u>	$\mathcal{A}_{\mathcal{A}}$	>`-	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60			ns	
48	F⊤1		ator Input Frequ abled by setting	, 0		32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	External Clock Edge to Timer 2 Tosc				7 Tosc	_	Timers in Sync mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 29-11: CAPTURE/COMPARE/PWW TIMINGS (CCP)




TABLE 29-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated) Operating Temperature $> -40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions
¢C01*		CCPx Input Low Time	No Prescaler	0.5Tcy + 20			ns	
$\langle \rangle$	\sim		With Prescaler	20	_	-	ns	
ccozy	ТссН	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns	
\checkmark			With Prescaler	20			ns	
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N	—	—	ns	N = prescale value (1, 4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 29-8: PIC16F/LF1826/27 A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
AD01	NR	Resolution	—		10	bit		
AD02	EIL	Integral Error	_	—	±1.7	LSb	VREF = 3.0V	
AD03	Edl	Differential Error	—	—	±1	LSb	No missing codes VREF = 3.0V	
AD04	EOFF	Offset Error	_	—	±2	LSb	VREF = 3.0V	
AD05	Egn	Gain Error	_	—	±1.5	LSb	VREF = 3.0V	
AD06	VREF	Reference Voltage ⁽³⁾	1.8	_	Vdd	V		
AD07	VAIN	Full-Scale Range	Vss	—	VREF	V	\land	
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	—	—	50	kΩ	Can go higher if external Q.OtuF capacitor is present on input pin.	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and tas no missing codes.

3: ADC VREF is from external VREF, VDD pin or FVREF, whichever is selected as reference input.

4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.


TABLE 29-9: PIC16F/LF1826/27 A/D CONVERSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Тур	Max.	Units	Conditions		
AD130*	Tad	A/D Clock Period	1.0	$\frown \not$	9.0	μs	Tosc-based		
		A/D Internal RC Oscillator Period	$2^{1.0}$.6	6.0	μs	ADCS<1:0> = 11 (ADRC mode)		
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	$\langle \rangle \rangle$	11	_	TAD	Set GO/DONE bit to conversion complete		
AD132*	TACQ	Acquisition Time	\leq	5.0	_	μs			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.00, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following Tcy cycle.






TABLE 29-10: COMPARATOR SPECIFICATIONS

Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).								
Param No. Sym.		Characteristics	Min.	Тур.	Max.	Units	Comments	
CM01	VIOFF	Input Offset Voltage	—	±7.5	±60	mV		
CM02	VICM	Input Common Mode Voltage	0	_	Vdd	V		
CM03	CMRR	Common Mode Rejection Ratio	—	50	_	dB		
CM04	TRESP	Response Time	—	150	400	ns	Note 1	
CM05	TMC2OV	Comparator Mode Change to Output Valid*	_	_	10	μs		
CM06	CHYSTER	Comparator Hysterisis	—	65	_	mV>		

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

TABLE 29-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).								
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments	
DAC01*	Clsb	Step Size ⁽²⁾	_	Vpp(32		V		
DAC02*	CACC	Absolute Accuracy	— /	$\gamma \neq \checkmark$	∕±1/2	LSb		
DAC03*	CR	Unit Resistor Value (R)		∫Ĵ/BD	_	Ω		
DAC04*	Сѕт	Settling Time ⁽¹⁾	(A)	$\langle -$	10	μs		
* These parameters are characterized but not toesed								

These parameters are characterized but not tested.

Legend: TBD = To Be Determined

Note 1: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.

TABLE 29-12: PIC16F/LF1826/27 LOW DROPOUT (LDO) REGULATOR CHARACTERISTICS:

	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ Tx ≤ +125°C									
Param No. Sym. Characteristic Min. Typ† Max. Units Conditions										
LD001		LDO Regulation Voltage	_	3.2	—	V				
LD002		LDO External Capacitor	0.1	—	1	μF				

These parameters are characterized but not tested.

+ Data in "Typ" country is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 29-13: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions	
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	$\langle \mathcal{F} \rangle$	\bigvee 80	ns		
		Clock high to data-out valid	1.8-5.5V	\mathcal{O}	100	ns		
US121	TCKRF	Clock out rise time and fall time	3.0-5.5		45	ns		
		(Master mode)	1.8-5.5V	>-	50	ns		
US122	TDTRF	Data-out rise time and fall time	3.0-5.5)	~ —	45	ns		
			1.8-5.5	—	50	ns		

FIGURE 29-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 29-14: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param Symbol Characteristic Min. Max. Units Conditions					Conditions			
US125 TOTV2	CKL	SYNC RCV (Master and Slave) Data-hold before CK \downarrow (DT hold time)	10		ns			
	DTL	Data-hold after CK \downarrow (DT hold time)	15	_	ns			





FIGURE 29-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)








FIGURE 29-19: SPI SLAVE MODE TIMING (CKE = 1)





TABLE 29-15:	SPI MODE REQUIREMENTS
--------------	-----------------------

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	$\overline{\mathrm{SSx}}\downarrow$ to SCKx \downarrow or SCKx \uparrow input		Тсү		—	ns	
SP71*	TscH	SCKx input high time (Slave mo	de)	Tcy + 20	_	—	ns	
SP72*	TscL	SCKx input low time (Slave mod	e)	Tcy + 20	—	—	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDIx data input to	SCKx edge	100		_	ns	
SP74*	TscH2diL, TscL2diL	Hold time of SDIx data input to S	of SDIx data input to SCKx edge			—	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	_	10	25	ns	
			1.8-5.5V	_	25	50	ns	
SP76*	TDOF	SDOx data output fall time		_	10	25	ns	
SP77*	TssH2doZ	SSx [↑] to SDOx output high-impe	dance	10	_	50	ns	
SP78*	TscR	SCKx output rise time	3.0-5.5V	_	10	25	ns	
		(Master mode)	1.8-5.5V	_	25	50	ns	
SP79*	TscF	SCKx output fall time (Master mo	ode)	—	10	25	ns	
SP80*	TscH2doV,	SDOx data output valid after	3.0-5.5V	—	—	50	ns	
	TscL2doV	SCKx edge	1.8-5.5V	—	_	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDOx data output setup to SCKx edge		Тсу	_	—	ns	
SP82*	TssL2doV	SDOx data output valid after SS	↓ edge	—	_	50	ns	
SP83*	TscH2ssH, TscL2ssH	SSx		1.5Tcy + 40	_	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 29-20: I²C[™] BUS START/STOP BITS TIMING



*




TABLE 29-16: I²C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy		—	
SP101*	TLOW	Clock low time	100 kHz mode	4.7		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μs	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy	_	—	
SP102*	TR	SDAx and SCLx	100 kHz mode	—	1000	ns	
		rise time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDAx and SCLx fall	100 kHz mode	—	250	ns	
		time	400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	(Note 2)
		time	400 kHz mode	100	_	ns	
SP109*	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	(Note 1)
		clock	400 kHz mode	—	_	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission can start
SP111	Св	Bus capacitive loading		—	400	pF	

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C[™] bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCLx signal. If such a device does stretch the low period of the SCLx signal, it must output the next data bit to the SDAx line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	rrent Source High		-8	-15	μA	
			Medium	-0.8	-1.5	-3	μA	
			Low	-0.1	-0.3	-0.4	μA	
CS02	Isnk	Current Sink	High	2.5	7.5	14	μA	
			Medium	0.6	1.5	2.9	μA	
			Low	0.1	0.25	0.6	μA	
CS03	VСтн	Cap Threshold		—	0.8		mV	
CS04	VCTL	Cap Threshold		—	0.4	_	mV	
CS05	VCHYST	CAP HYSTERISIS	High	350	525	725	mV	
		(VCTH - VCTL)	Medium	250	375	500	mV	
			Low	175	300	425	mV	

TABLE 29-17: CAP SENSE OSCILLATOR SPECIFICATIONS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 29-22: CAP SENSE OSCILLATOR

PIC16F/LF1826/27

NOTES:

30.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

Graphs and charts are not available at this time.

© 2009 Microchip Technology Inc.

PIC16F/LF1826/27

NOTES:

31.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- · Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

31.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

31.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

31.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

31.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

31.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

31.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

31.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

31.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

31.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

31.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

31.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

31.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

31.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


32.0 PACKAGING INFORMATION

32.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC (.300")



20-Lead SSOP




28-Lead QFN/UQFN




Example



Example



Example



Example



Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((a)) can be found on the outer packaging for this package.
I	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

32.2 Package Details

The following sections give the technical details of the packages.

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		18	
Pitch	e		.100 BSC	
Top to Seating Plane	A	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS					
	Dimension Limits	MIN	NOM	MAX			
Number of Pins	N	N 18					
Pitch	e		1.27 BSC				
Overall Height	А	-	-	2.65			
Molded Package Thickness	A2	2.05	-	-			
Standoff §	A1	0.10	-	0.30			
Overall Width	E		10.30 BSC				
Molded Package Width	E1	7.50 BSC					
Overall Length	D	11.55 BSC					
Chamfer (optional)	h	0.25	-	0.75			
Foot Length	L	0.40	-	1.27			
Footprint	L1		1.40 REF				
Foot Angle	φ	0°	-	8°			
Lead Thickness	С	0.20	-	0.33			
Lead Width	b	0.31	-	0.51			
Mold Draft Angle Top	α	5°	-	15°			
Mold Draft Angle Bottom	β	5°	-	15°			


Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX
Number of Pins	Ν		20	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	_	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	
Dime	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00 0.02 0.05		
Contact Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65 3.70 4.20		
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	K	0.20	-	-


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.40 BSC		
Overall Height	A	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.55 2.65 2.75			
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.55	2.65	2.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

PIC16F/LF1826/27

NOTES:

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

Original release (06/2009)

Revision B (08/09)

Revised Tables 5-3, 6-2, 12-2, 12-3; Updated Electrical Specifications; Added UQFN Package; Added SOIC and QFN Land Patterns; Updated Product ID section.

APPENDIX B: MIGRATING FROM OTHER PIC[®] DEVICES

This section provides comparisons when migrating from other similar $\text{PIC}^{\textcircled{R}}$ devices to the PIC16F/LF1826/27 family of devices.

B.1 PIC16F648A to PIC16F/LF1827

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F648A	PIC16F/LF1827
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	4K	4K
Max. SRAM (Bytes)	256	384
Max. EEPROM (Bytes)	256	256
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	4/1
Brown-out Reset	Y	Y
Internal Pull-ups	RB<7:0>	RB<7:0>, RA5
Interrupt-on-change	RB<7:4>	RB<7:0>, Edge Selectable
Comparator	2	2
AUSART/EUSART	1/0	0/2
Extended WDT	N	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	48 kHz or 4 MHz	31 kHz - 32 MHz
Clock Switching	Y	Y
Capacitive Sensing	N	Y
CCP/ECCP	2/0	2/2
Enhanced PIC16 CPU	N	Y
MSSPx/SSPx	0	2/0
Reference Clock	N	Y
Data Signal Modulator	N	Y
SR Latch	N	Y
Voltage Reference	N	Y
DAC	Y	Y

PIC16F/LF1826/27

NOTES:

INDEX

A/D	
Specifications	
Absolute Maximum Ratings	. 335
AC Characteristics	
Industrial and Extended	. 351
Load Conditions	. 350
ACKSTAT	. 266
ACKSTAT Status Flag	. 266
ADC	. 135
Acquisition Requirements	
Associated registers	
Block Diagram	
Calculating Acquisition Time	
Channel Selection	
Configuration	
Configuring Interrupt	
Conversion Clock	
Conversion Procedure	
Internal Sampling Switch (Rss) IMPEDANCE	
Interrupts	
Operation	
Operation During Sleep	
Port Configuration	
Reference Voltage (VREF)	
Source Impedance	
Special Event Trigger	
Starting an A/D Conversion	
ADCON0 Register	
ADCON1 Register	
ADDFSR	
ADDWFC	
ADRESH Register	
ADRESH Register (ADFM = 0)	
ADRESH Register (ADFM = 1)	
ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1)	
ADRESL Register (ADFM = 1)	
Analog-to-Digital Converter. See ADC	. 115
ANSELA Register	120
ANSELB Register	
APFCONU Register	
Assembler	. 110
MPASM Assembler	370
	. 512
В	
BAUDCON Register	296

BAUDCON Register	
BF	
BF Status Flag	
Block Diagram	
Capacitive Sensing	
Block Diagrams	
(CCP) Capture Mode Operation	
ADC	135
ADC Transfer Function	
Analog Input Model	146, 160
CCP PWM	
Clock Source	
Comparator	156
Compare	
Crystal Operation	
Digital-to-Analog Converter (DAC)	150

EUSART Receive	286
EUSART Transmit	285
External RC Mode	56
Fail-Safe Clock Monitor (FSCM)	63
Generic I/O Port	115
Interrupt Logic	81
On-Chip Reset Circuit	73
Peripheral Interrupt Logic	82
PIC16F/LF1826/27	10, 16
PWM (Enhanced)	213
Resonator Operation	55
Timer0	171
Timer1	175
Timer1 Gate	180, 181, 182
Timer2/4/6	
Voltage Reference	133
Voltage Reference Output Buffer Example	150
BORCON Register	75
BRA	326
Break Character (12-bit) Transmit and Receive .	305
Brown-out Reset (BOR)	75
Specifications	356
Timing and Characteristics	355

С

C Compilers		
MPLAB C18		372
MPLAB C30		372
CALL		327
CALLW		327
Capacitive Sensing		313
Associated registers w/ Capacitive Sensing		
Specifications		
Capture Module. See Enhanced Capture/Compare/		
PWM(ECCP)		
Capture/Compare/PWM		201
Capture/Compare/PWM (CCP)		204
Associated Registers w/ Capture		206
Associated Registers w/ Compare		208
Associated Registers w/ PWM		229
Capture Mode		205
CCPx Pin Configuration		205
Clock Selection		204
Compare Mode		
CCPx Pin Configuration		207
Software Interrupt Mode	205,	207
Special Event Trigger		207
Timer1 Mode Selection	205,	207
Prescaler		205
PWM Mode		209
Duty Cycle		210
Effects of Reset		212
Example PWM Frequencies and		
Resolutions, 20 MHZ		211
Example PWM Frequencies and		
Resolutions, 32 MHZ		211
Example PWM Frequencies and		
Resolutions, 8 MHz		211
Operation in Sleep Mode		212
Resolution		211
Setup for Operation		
System Clock Frequency Changes		212
PWM Period		
Setup for PWM Operation		212

PIC16F/LF1826/27

CCP1CON Register	33, 34
CCPR1H Register	33, 34
CCPR1L Register	
CCPTMRS Register	204
CCPxAS Register	222
CCPxCON (ECCPx) Register	
CLKRCON Register	
Clock Accuracy with Asynchronous Operation	
Clock Sources	
External Modes	54
EC	54
HS	
LP	54
OST	55
RC	56
XT	54
Internal Modes	56
HFINTOSC	
Internal Oscillator Clock Switch Timing	
LFINTOSC	
MFINTOSC	
Clock Switching	
CMOUT Register	
CMxCON0 Register	
CMxCON1 Register	
Code Examples	
A/D Conversion	140
Changing Between Capture Prescalers	
Initializing PORTA	
Initializing PORTB	
Write Verify	
Writing to Flash Program Memory	
Comparator	
Associated Registers	163
Operation	
Comparator Module	
Cx Output State Versus Input Conditions	
Comparator Specifications	
Comparators	
C2OUT as T1 Gate	177
Compare Module. See Enhanced Capture/	
Compare/PWM (ECCP)	
CONFIG1 Register	
CONFIG2 Register	
CPSCON0 Register	
CPSCON1 Register	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

DACCON0 (Digital-to-Analog Converter Control 0) Register	152
DACCON1 (Digital-to-Analog Converter Control 1)	
Register	152
Data EEPROM Memory	103
Associated Registers	114
Code Protection	114
Reading	107
Writing	
Data Memory	
DC and AC Characteristics	
DC Characteristics	
Extended and Industrial	346
Industrial and Extended	338
Development Support	371

Device Configuration	47
Code Protection	
Configuration Word	47
User ID	51, 52
Device Overview	
Digital-to-Analog Converter (DAC)	149
Associated Registers	153
Effects of a Reset	150
Operation During Sleep	149
Specifications	360

Е

ECCP/CCP. See Enhanced Capture/Compare/PWM	
EEADR Registers	103
EEADRH Registers	103
EEADRL Register	104
EEADRL Registers	103
EECON1 Register 103	3, 105
EECON2 Register 103	3, 106
EEDATH Register	
EEDATL Register	104
EEPROM Data Memory	
Avoiding Spurious Write	
Write Verify	114
Effects of Reset	
PWM mode	
Electrical Specifications	335
Enhanced Capture/Compare/PWM	
Timer Resources	
Enhanced Capture/Compare/PWM (ECCP)	
Enhanced PWM Mode	
Auto-Restart	
Auto-shutdown	
Direction Change in Full-Bridge Output Mode	
Full-Bridge Application	
Full-Bridge Mode	
Half-Bridge Application	
Half-Bridge Application Examples	
Half-Bridge Mode	216
Output Relationships (Active-High and	044
Active-Low)	
Output Relationships Diagram	
Programmable Dead Band Delay	
Shoot-through Current	
Start-up Considerations	
Specifications	
Enhanced Mid-range CPU	15
Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	205
Errata	
EUSART	
Associated Registers	205
Baud Rate Generator	208
Asynchronous Mode	
12-bit Break Transmit and Receive	
Associated Registers	000
Receive	293
Transmit	
Auto-Wake-up on Break	
Baud Rate Generator (BRG)	
Clock Accuracy	
Receiver	
Setting up 9-bit Mode with Address Detect	
Transmitter	
Baud Rate Generator (BRG)	207
Auto Baud Rate Detect	302
· · · · · · · · · · · · · · · · · · ·	

Baud Rates, Asynchronous Modes	297
	299
Formulas	298
High Baud Rate Select (BRGH Bit)	297
Synchronous Master Mode	806, 310
Associated Registers	
Receive	309
Transmit	307
Reception	308
Transmission	306
Synchronous Slave Mode	
Associated Registers	
Receive	311
Transmit	310
Reception	311
Transmission	310
Extended Instruction Set	
ADDFSR	325
F	
•	
Fail-Safe Clock Monitor	
Fail-Safe Condition Clearing	
Fail-Safe Detection	63
Fail-Safe Operation	63
Reset or Wake-up from Sleep	63
Firmware Instructions	321
Fixed Voltage Reference (FVR)	133
Associated Registers	134
Flash Program Memory	103
Erasing	
Writing	
FSR Register	
FVRCON (Fixed Voltage Reference Control) Register	
•	
1	
I ² C Mode (MSSPx)	
•	270
I ² C Mode (MSSPx)	270
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition	275
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision	275
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition Effects of a Reset	275 276 271
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition	275 276 271
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition Effects of a Reset	275 276 271
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition Effects of a Reset I ² C Clock Rate w/BRG	275 276 271 278
 I²C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition Effects of a Reset I²C Clock Rate w/BRG Master Mode 	275 276 271 278 262
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition Effects of a Reset I ² C Clock Rate w/BRG Master Mode Operation	275 276 271 278 262 262
 I²C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition Effects of a Reset I²C Clock Rate w/BRG Master Mode Operation Reception 	275 276 271 278 262 268 264, 265
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition Effects of a Reset I ² C Clock Rate w/BRG Master Mode Operation Reception Start Condition Timing	275 276 271 278 262 268 264, 265 266
I ² C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition Effects of a Reset I ² C Clock Rate w/BRG Master Mode Operation Reception Start Condition Timing	275 276 271 278 262 268 264, 265 266 Arbitra-
 I²C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition. Effects of a Reset. I²C Clock Rate w/BRG. Master Mode Operation Reception. Start Condition Timing Transmission Multi-Master Communication, Bus Collision and tion 	275 276 271 278 262 268 264, 265 266 Arbitra- 271
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271
 I²C Mode (MSSPx) Acknowledge Sequence Timing Bus Collision During a Repeated Start Condition During a Stop Condition. Effects of a Reset. I²C Clock Rate w/BRG. Master Mode Operation Reception. Start Condition Timing Transmission Multi-Master Communication, Bus Collision and tion 	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 247
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 247 252
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 271 247 252 252 271
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 271 247 252 252 270
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 271 247 252 252 270 5, 37, 38
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 271 247 252 252 260 3, 37, 38 42
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 271 247 252 252 260 3, 37, 38 42 232
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 271 247 252 252 260 3, 37, 38 42 232
 I²C Mode (MSSPx) Acknowledge Sequence Timing	275 276 271 278 262 268 264, 265 266 Arbitra- 271 271 271 247 252 252 260 3, 37, 38 42 232 321 325

 ADDWFC
 325

 ANDLW
 325

 ANDWF
 325

 BRA
 326

 CALL
 327

PIC1	6F/L	_F182	26/27	
1 W			327	

CALLW	327
LSLF	329
LSRF	329
MOVF	329
MOVIW	330
MOVLB	330
MOVWI	331
OPTION	331
Reset	331
SUBWFB	333
TRIS	334
BCF	326
BSF	326
BTFSC	326
BTFSS	326
CALL	327
CLRF	327
CLRW	327
CLRWDT	327
COMF	327
DECF	327
DECFSZ	328
GOTO	328
INCF	328
INCFSZ	328
IORLW	328
IORWF	328
MOVLW	330
MOVWF	330
NOP	331
RETFIE	332
RETLW	332
RETURN	332
RLF	332
RRF	333
SLEEP	333
SUBLW	333
SUBWF	333
SWAPF	334
XORLW	334
XORWF	334
INTCON Register	. 87
Internal Oscillator Block	
INTOSC	
Specifications	
Internal Sampling Switch (RSS) IMPEDANCE	
Internet Address	
Interrupt-On-Change	
Associated Registers	
Interrupts	
ADC	
Associated registers w/ Interrupts	
Configuration Word w/ Clock Sources	
Configuration Word w/ PORTA	
Configuration Word w/ Reference Clock Sources	
INTOSC Specifications	202
-	130
IOCBN Register	130 130

L

LATA Register	
LATB Register	
Load Conditions	
LSLF	
LSRF	

Μ

Master Synchronous Serial Port. See MSSPx	
Internal	76
MDCARH Register	. 198
MDCARL Register	. 199
MDCON Register	. 196
MDSRC Register	. 197
Memory Organization	17
Data	
Program	17
Microchip Internet Web Site	. 394
Migrating from other PIC Microcontroller Devices	
MOVIW	. 330
MOVLB	. 330
MOVWI	. 331
MPLAB ASM30 Assembler, Linker, Librarian	. 372
MPLAB ICD 2 In-Circuit Debugger	. 373
MPLAB ICE 2000 High-Performance Universal In-Circuit	Em-
ulator	. 373
MPLAB Integrated Development Environment Software .	. 371
MPLAB PM3 Device Programmer	. 373
MPLAB REAL ICE In-Circuit Emulator System	. 373
MPLINK Object Linker/MPLIB Object Librarian	. 372
MSSPx	
SPI Mode	. 234
SSPxBUF Register	. 237
SSPxSR Register	
-	

0

OPCODE Field Descriptions	
OPTION	
OPTION Register	173
OSCCON Register	
Oscillator	
Associated Registers	67
Oscillator Module	53
EC	53
HS	53
INTOSC	53
LP	53
RC	53
XT	53
Oscillator Parameters	
Oscillator Specifications	
Oscillator Start-up Timer (OST)	
Specifications	
Oscillator Switching	
Fail-Safe Clock Monitor	63
Two-Speed Clock Start-up	61
OSCSTAT Register	66
OSCTUNE Register	67
Р	

P1A/P1B/P1C/P1D.See	Enhanced	Capture/Compare/PWM
(ECCP)		
Packaging		
Marking		
PDIP Details		

PCL and PCLATH	
PCL Register	
PCLATH Register 28, 29, 30, 31, 32, 33, 34, 35, 36, 37,	
PCON Register	
PICSTART Plus Development Programmer	
PIE1 Register	
PIE2 Register	
PIE3 Register	
PIE4 Register Pin Diagram	91
PIC16F/LF1826/27, 18-pin PDIP/SOIC	З
PIC16F/LF1826/27, 28-pin QFN/UQFN	
Pinout Descriptions	
PIC16F/LF1826/27	11
PIR1 Register	
PIR2 Register	
PIR3 Register	94
PIR4 Register	95
PORTA	117
ANSELA Register	
Associated Registers	
PORTA Register	
Specifications	
PORTA Register	
PORTB	123
Additional Pin Functions	100
Weak Pull-up ANSELB Register	
ANSELB Registers	
Interrupt-on-Change	
P1B/P1C/P1D.See Enhanced Capture/Compare/PW	
(ECCP+)	
Pin Descriptions and Diagrams	
PORTB Register	
PORTB Register	
Power-Down Mode (Sleep)	
Associated Registers	
Power-up Time-out Sequence	76
Power-up Timer (PWRT)	
Specifications	
PR2 Register	36
Precision Internal Oscillator Parameters	
Program Memory	
Map and Stack (PIC16F/LF1826)	18
Map and Stack (PIC16F/LF1826/27)17, Programming, Device Instructions	18 201
PSTRxCON Register	
PWM (ECCP Module)	220
PWM Steering	226
Steering Synchronization	
PWM Mode. See Enhanced Capture/Compare/PWM 2	
PWM Steering	
PWMxCON Register	
D. C.	
R	
RCREG	
RCREG Register	
RCSTA Register	
Reader Response	
Read-Modify-Write Operations	395
Defense of the last	395 321
Reference Clock	395 321 69
Associated Registers	395 321 69
Associated Registers	395 321 69 71
Associated Registers Register RCREG Register	395 321 69 71
Associated Registers	395 321 69 71 302

ADCON1 (ADC Control 1)	
	142
ADRESH (ADC Result High) with ADFM = 0)	
ADRESH (ADC Result High) with ADFM = 1)	144
ADRESL (ADC Result Low) with ADFM = 0)	
ADRESL (ADC Result Low) with ADFM = 1)	144
ANSELA (PORTA Analog Select)	
ANSELB (PORTB Analog Select)	126
APFCON0 (Alternate Pin Function Control 0)	116
APFCON1 (Alternate Pin Function Control 1)	116
BAUDCON (Baud Rate Control)	296
BORCON Brown-out Reset Control)	
CCPTMRS (CCP Timers Control)	204
CCPxAS (CCPx Auto-Shutdown Control)	
CCPxCON (ECCPx Control)	202
CLKRCON (Reference Clock Control)	70
CMOUT (Comparator Output)	162
CMxCON0 (Cx Control)	161
CMxCON1 (Cx Control 1)	
Configuration Word 1	48
Configuration Word 2	
CPSCON0 (Capacitive Sensing Control Register 0)	316
CPSCON1 (Capacitive Sensing Control Register 1)	
DACCON0	152
DACCON1	152
EEADRL (EEPROM Address)	
EECON1 (EEPROM Control 1)	105
EECON2 (EEPROM Control 2)	106
EEDATH (EEPROM Data)	
EEDATL (EEPROM Data)	104
FVRCON	
INTCON (Interrupt Control)	
IOCBF (Interrupt-on-Change Flag)	130
IOCBN (Interrupt-on-Change Negative Edge)	
IOCBP (Interrupt-on-Change Positive Edge)	130
IOCBP (Interrupt-on-Change Positive Edge)	130
IOCBP (Interrupt-on-Change Positive Edge)	130 118
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB)	130 118
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control	130 118 124
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control	130 118 124
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register)	130 118 124
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control	130 118 124 198
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register)	130 118 124 198
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register)	130 118 124 198
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register)	130 118 124 198 199 196
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register)	 130 118 124 198 199 196 197
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register)	130 118 124 198 199 196 197
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION)	 130 118 124 198 199 196 197 173
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control)	130 118 124 198 199 196 197 173 65
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status)	130 118 124 198 199 196 197 173 65 66
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status)	130 118 124 198 199 196 197 173 65 66
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning)	130 118 124 198 199 196 197 173 65 66 67
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register)	130 118 124 198 199 196 197 173 65 66 67 79
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning)	130 118 124 198 199 196 197 173 65 66 67 79
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control)	130 118 124 198 199 196 197 173 65 65 67 79 79
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUNE (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control) PCON (Power Control)	130 118 124 198 199 196 197 173 65 66 67 79 79 88
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUNE (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control) PCON (Power Control) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2)	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89
IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUNE (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control) PCON (Power Control) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2)	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE3 (Peripheral Interrupt Enable 3) 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89 90
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89 90 91
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89 90 91 92
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89 90 91 92
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89 90 91 92 93
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE4 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89 90 91 92 93 94
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Register 1) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 3) PIR4 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89 90 91 92 93 94 95
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Register 1) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 3) PIR4 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 89 90 91 92 93 94 95
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA 	130 118 124 198 199 196 197 173 65 66 67 79 79 88 90 91 92 93 94 95 117
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) ODTION_REG (OPTION) OSCCON (Oscillator Control) OSCTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control Register) PCON (Power Control Register) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA. 	130 118 124 198 199 196 197 173 65 66 67 79 90 91 92 92 92 92 117 124
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) ODTION_REG (OPTION) OSCCON (Oscillator Control) OSCTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control Register) PCON (Power Control Register) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Reguest 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTA 	130 118 124 198 199 196 197 173 65 66 67 79 90 91 92 92 92 92 117 124 226
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) ODTION_REG (OPTION) OSCCON (Oscillator Control) OSCTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control Register) PCON (Power Control Register) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Reguest 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTA 	130 118 124 198 199 196 197 173 65 66 67 79 90 91 92 92 92 92 117 124 226
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDCON (Modulation Source Control Register) ODTION_REG (OPTION) OSCCON (Oscillator Control) OSCTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control Register) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIR3 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB PSTRxCON (PWM Steering Control) 	130 118 124 198 199 196 197 173 65 66 67 79 90 91 92 93 94 95 117 124 226 225
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDCON (Modulation Source Control Register) ODTION_REG (OPTION) OSCCON (Oscillator Control) OSCTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 1) PIR3 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTA PORTA PORTA (Receive Status and Control) 	130 118 124 198 199 196 197 173 65 66 67 79 93 91 92 93 93 117 124 226 225 295
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) ODTION_REG (OPTION) OSCCON (Oscillator Control) OSCTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Reguest 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTA PORTA PORTB PSTRxCON (PWM Steering Control) RCSTA (Receive Status and Control) Special Function, Summary 	130 118 124 198 199 196 197 173 65 66 67 79 93 94 93 94 93 117 124 226 225 295 28
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDSRC (Modulation Source Control Register) ODTION_REG (OPTION) OSCCON (Oscillator Control) OSCTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Reguest 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTA PORTA PORTB PSTRxCON (PWM Steering Control) RCSTA (Receive Status and Control) Special Function, Summary 	130 118 124 198 199 196 197 173 65 66 67 79 93 94 93 94 93 117 124 226 225 295 28
 IOCBP (Interrupt-on-Change Positive Edge) LATA (Data Latch PORTA) LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control Register) MDCARL (Modulation Low Carrier Control Register) MDCON (Modulation Control Register) MDCON (Modulation Source Control Register) ODTION_REG (OPTION) OSCCON (Oscillator Control) OSCTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 1) PIR3 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTA PORTA PORTA (Receive Status and Control) 	130 118 124 198 199 196 197 173 65 66 67 79 90 91 92 93 94 95 117 124 226 225 295 28 167

SSPxADD (MSSPx Address and Baud Rate,	
I ² C Mode)	283
SSPxCON1 (MSSPx Control 1)	280
SSPxCON2 (SSPx Control 2)	281
SSPxCON3 (SSPx Control 3)	282
SSPxMSK (SSPx Mask)	283
SSPxSTAT (SSPx Status)	
STATUS	21
T1CON (Timer1 Control)	183
T1GCON (Timer1 Gate Control)	
TRISA (Tri-State PORTA)	118
TRISB (Tri-State PORTB)	124
TxCON	189
TXSTA (Transmit Status and Control)	294
WDTCON (Watchdog Timer Control)	101
WPUB (Weak Pull-up PORTB)	. 119, 125
Reset	73, 331
Brown-Out Reset (BOR)	74
MCLR	76
Power-on Reset (POR)	
Stack Overflow/Underflow	
Watchdog Timer (WDT) Reset	
Reset Instruction	76
Resets	
Associated Registers	80
Revision History	385

S

Shoot-through Current	224
Software Simulator (MPLAB SIM)	372
SPBRG	297
SPBRG Register	
SPBRGH	297
Special Event Trigger	
Special Function Registers (SFRs)	28
SPI Mode (MSSPx)	
Associated Registers	241
SPI Clock	237
SR Latch	165
Associated registers w/ SR Latch	169
SRCON0 Register	167
SRCON1 Register	168
SSP1ADD Register	32
SSP1BUF Register	32
SSP1CON Register	32
SSP1CON2 Register	32
SSP1CON3 Register	32
SSP1MSK Register	32
SSP1STAT Register	32
SSP2ADD Register	32
SSP2BUF Register	32
SSP2CON1 Register	32
SSP2CON2 Register	32
SSP2CON3 Register	32
SSP2MSK Register	32
SSP2STAT Register	
SSPxADD Register	283
SSPxCON1 Register	280
SSPxCON2 Register	281
SSPxCON3 Register	
SSPxMSK Register	283
SSPxOV	
SSPxOV Status Flag	268
SSPxSTAT Register	279
R/W Bit	247
Stack	40

Accessing	40
Reset	
Stack Overflow/Underflow	
STATUS Register SUBWFB	
SOBWFB	
Т	
T1CON Register	28, 183
T1GCON Register	
T2CON Register	28, 36
Thermal Considerations	349
Timer0	
Associated Registers	
Operation	
Specifications	
Timer1	405
Associated registers	
Asynchronous Counter Mode	
Reading and Writing	
Clock Source Selection	
Interrupt	
Operation Operation During Sleep	
Oscillator	
Prescaler	
Specifications	
Timer1 Gate	
Selecting Source	177
TMR1H Register	
TMR1L Register	
Timer2	
Associated registers	190
Timer2/4/6	
Associated registers	190
Associated registers Timers	190
	190
Timers	
Timers Timer1	183
Timers Timer1 T1CON T1GCON Timer2/4/6	183 184
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON	183 184
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams	183 184 189
Timers Timer1 T1CON T1GCON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion	183 184 189 359
Timers Timer1 T1CON T1GCON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode)	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Acknowledge Sequence	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode)	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission Asynchronous Transmission (Back to Back)	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/D Conversion (Sle	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/D Conversion (Sleep Mode) Asynchronous Transmission (Back to Back) Auto Wake-up Bit (WUE) During Normal Opera Auto Wake-up Bit (WUE) During Sleep	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission Asynchronous Transmission Asynchronous Transmission (Back to Back) Auto Wake-up Bit (WUE) During Normal Opera Auto Wake-up Bit (WUE) During Sleep Automatic Baud Rate Calibration	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission Asynchronous Transmission Asynchronous Transmission (Back to Back) Auto Wake-up Bit (WUE) During Normal Opera Auto Wake-up Bit (WUE) During Sleep Automatic Baud Rate Calibration Baud Rate Generator with Clock Arbitration	183 184 189 359 359 270 292 288 288 288 tion . 304
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/U Conv	
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/U Conversion (Sleep Mode) B/U Conversion (Sleep Mode) A/U Convers	183 184 189 359 359 270 292 288 288 100 . 304
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) B/D Reset D/D Uning Sleep B/D Reset D/D Uning Sleep B/D Reset (BOR) B/D Reset (BOR)	183 184 189 359 359 270 292 288 288 288 tion .304
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/U Conversion (Sleep Mode) B/U Conversion (Sleep Mode) A/U Convers	183 184 189 359 359 270 292 288 288 tion .304
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) B/D Reset D/D Uring Sleep B/D Reset D/D Uring Sleep B/D Reset D/D Uring Sleep B/D Reset (BOR) B/D Rown-out Reset (BOR) B/D Rown-out Reset Situations	183 184 189 359 359 270 292 288 288 tion .304
Timers Timer1 T1CON T1GCON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion (Sleep Mode) B////////////////////////////////////	183 184 189 359 270 292 288 288 tion .304
Timers Timer1 T1CON T1GCON TIGCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) B/D Conversion (Sleep Mode)	183 184 189 189
Timers Timer1 T1CON T1GCON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) B/D Conversion (Sleep Mode)	183 184 189 359 270 292 288 288 288 288 288 288 288 288 288
Timers Timer1 T1CON T1GCON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission Asynchronous Transmission (Back to Back) Auto Wake-up Bit (WUE) During Normal Opera Auto Wake-up Bit (WUE) During Sleep Automatic Baud Rate Calibration Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Star Condition Brown-out Reset (BOR) Brown-out Reset (BOR) Bus Collision During a Repeated Start Conditio (Case 1) Bus Collision During a Start Condition (SCL = C Bus Collision During a Stop Condition (Case 1)	183 184 189 359 359 270 292 288 288 288 288 288 304 304 304 304 302 274 355 75 n 275 n 275 n 275 n 275 n 274 274
Timers Timer1 T1CON T1GCON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission Asynchronous Transmission Asynchronous Transmission (Back to Back) Auto Wake-up Bit (WUE) During Normal Opera Auto Wake-up Bit (WUE) During Sleep Automatic Baud Rate Calibration Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Star Condition Brown-out Reset (BOR) Brown-out Reset (BOR) Bus Collision During a Repeated Start Conditio (Case 1) Bus Collision During a Start Condition (SCL = C Bus Collision During a Stop Condition (Case 2) Bus Collision During a Stop Condition (Case 2)	183 184 189 359 359 270 292 288 288 288 288 tion .304
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission Asynchronous Transmission Asynchronous Transmission (Back to Back) Auto Wake-up Bit (WUE) During Normal Opera Auto Wake-up Bit (WUE) During Sleep Automatic Baud Rate Calibration Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Star Condition Brown-out Reset (BOR) Brown-out Reset (BOR) Bus Collision During a Repeated Start Conditio (Case 1) Bus Collision During a Start Condition (SCL = C Bus Collision During a Stop Condition (Case 2) Bus Collision During a Stop Condition (Case 2) Bus Collision During a Stop Condition (Case 2) Bus Collision During a Stop Condition (SDA only)	183 184 189 359 359 270 292 288 288 288 288 288 304 304 304 304 304 302 274 355 75 n 275 n 275 n 275 n 275 n 275) 276 276) 273
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission Asynchronous Transmission Asynchronous Transmission Asynchronous Transmission Asynchronous Transmission Baud Rate Generator with Clock Arbitration Baud Rate Generator with Clock Arbitration Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations Bus Collision During a Repeated Start Conditio (Case 1) Bus Collision During a Start Condition (SCL = C Bus Collision During a Start Condition (Case 2) Bus Collision During a Start Condition (SDA only) Bus Collision During Start Condition (SDA only) Bus Collision for Transmit and Acknowledge	183 184 189 359 359 270 292 288 288 288 288 288 304 304 304 302 274 355 75 n 275 n 275 n 275 n 275 n 275 n 275 n 275 n 276)274 276 276 277 272
Timers Timer1 T1CON T1GCON Timer2/4/6 TxCON Timing Diagrams A/D Conversion A/D Conversion A/D Conversion (Sleep Mode) Acknowledge Sequence Asynchronous Reception Asynchronous Transmission Asynchronous Transmission Asynchronous Transmission (Back to Back) Auto Wake-up Bit (WUE) During Normal Opera Auto Wake-up Bit (WUE) During Sleep Automatic Baud Rate Calibration Baud Rate Generator with Clock Arbitration BRG Reset Due to SDA Arbitration During Star Condition Brown-out Reset (BOR) Brown-out Reset (BOR) Bus Collision During a Repeated Start Conditio (Case 1) Bus Collision During a Start Condition (SCL = C Bus Collision During a Stop Condition (Case 2) Bus Collision During a Stop Condition (Case 2) Bus Collision During a Stop Condition (Case 2) Bus Collision During a Stop Condition (SDA only)	183 184 189 359 359 270 292 288 288 288 288 288 288 288 288 304 304 304 302 263 t 274 355 75 n 275 n 275 n 275 0) 274 276 276) 272 353

Clock Timing	351
Comparator Output	155
Enhanced Capture/Compare/PWM (ECCP)	357
Fail-Safe Clock Monitor (FSCM)	
First Start Bit Timing	
Full-Bridge PWM Output	
Half-Bridge PWM Output 216,	
I ² C Bus Data	365
I ² C Bus Start/Stop Bits	364
I ² C Master Mode (7 or 10-Bit Transmission)	
I ² C Master Mode (7-Bit Reception)	
I ² C Stop Condition Receive or Transmit Mode	
INT Pin Interrupt	
Internal Oscillator Switch Timing	
PWM Auto-shutdown	
Firmware Restart	
PWM Direction Change	
PWM Direction Change at Near 100% Duty Cycle	
PWM Output (Active-High)	
PWM Output (Active-Low)	
Repeat Start Condition	
Reset Start-up Sequence	
Reset, WDT, OST and Power-up Timer	
Send Break Character Sequence	
SPI Master Mode (CKE = 1, SMP = 1)	
SPI Mode (Master Mode)	
SPI Slave Mode (CKE = 0)	303
SPI Slave Mode (CKE = 1)	
Synchronous Reception (Master Mode, SREN)	
Synchronous Transmission	
Synchronous Transmission (Through TXEN)	
Timer0 and Timer1 External Clock	
Timer1 Incrementing Edge	
Two Speed Start-up	
USART Synchronous Receive (Master/Slave)	361
USART Synchronous Transmission (Master/Slave).	
Wake-up from Interrupt	98
Timing Diagrams and Specifications	
PLL Clock	
Timing Parameter Symbology	350
Timing Requirements	
I ² C Bus Data	
SPI Mode	
TMR0 Register	28
TMR1H Register	
TMR1L Register	
TMR2 Register	
TRIS	334
TRISA Register 29,	118
TRISB	
TRISB Register	
Two-Speed Clock Start-up Mode	
TXCON (Timer2/4/6) Register	189
TxCON Register	
TXREG	
TXREG Register	
TXSTA Register	
BRGH Bit	
U	

U USART

Synchronous Master Mode

Requirements, Synchronous Receive	361
Requirements, Synchronous Transmission	361
Timing Diagram, Synchronous Receive	361
Timing Diagram, Synchronous Transmission	361

۷

VREF. SEE ADC Reference Voltage

W

Wake-up on Break	
Wake-up Using Interrupts	
Watchdog Timer (WDT)	76
Modes	
Specifications	
WCOL	263, 266, 268, 270
WCOL Status Flag	263, 266, 268, 270
WDTCON Register	
WPUB Register	
Write Protection	51
WWW Address	
WWW, On-Line Support	7

PIC16F/LF1826/27

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	_	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Woul	ld you like a reply?YN	
Devi	ce: PIC16F/LF1826/27	Literature Number: DS41391B
Ques	stions:	
1. V	What are the best features of this do	cument?
2. H	How does this document meet your h	nardware and software development needs?
_		
_		
3. E	Do you find the organization of this d	ocument easy to follow? If not, why?
_		
_		
4. V	What additions to the document do y	ou think would enhance the structure and subject?
_		
_		
5. V	What deletions from the document co	ould be made without affecting the overall usefulness?
_		
_		
6. I	s there any incorrect or misleading in	nformation (what and where)?
_		
_		
7. H	low would you improve this docume	nt?
-		
_		

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>xxx</u>	Examples:
Device	Temperature Range Package Pattern PIC16F1826 ⁽¹⁾ , PIC16F1827 ⁽¹⁾ , PIC16F1826T ⁽²⁾ , PIC16F1827T ⁽²⁾ ; VDD range 1.8V to 5.5V PIC16LF1826 ⁽¹⁾ , PIC16LF1827 ⁽¹⁾ , PIC16LF1826T ⁽²⁾ , PIC16LF1827T ⁽²⁾ ; VDD range 1.8V to 3.6V	 a) PIC16F1826 - I/ML 301 = Industrial temp., QFN package, Extended VDD limits, QTP pattern #301. b) PIC16F1826 - I/P = Industrial temp., PDIP package, Extended VDD limits. c) PIC16F1827 - E/SS= Extended temp., SSOP package, normal VDD limits.
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package:	ML = Micro Lead Frame (QFN) 6x6 MV = Micro Lead Frame (UQFN) 4x4 P = Plastic DIP SO = SOIC SS = SSOP	Note 1:F=Wide Voltage RangeLF=Standard Voltage Range2:T=in tape and reel SOIC, SSOP, and QFN/UQFN packages only.
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

Preliminary

03/26/09

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

PIC16LF1826-E/MV PIC16LF1826-I/MV PIC16LF1826T-I/MV PIC16LF1827-I/MV PIC16LF1827T-I/MV PIC16LF1826-E/ML PIC16LF1826-E/P PIC16LF1826-E/SO PIC16LF1826-E/SS PIC16LF1827-E/ML PIC16LF1827-E/ML PIC16LF1827-E/P PIC16LF1827-E/P PIC16LF1826-I/ML PIC16LF1826-I/ML PIC16LF1826-I/ML PIC16LF1826-I/ML PIC16LF1826-I/SS PIC16LF1826T-I/SS PIC16LF1827T-I/ML PIC16LF1827T-I/SO PIC16LF1827T-I/SO PIC16LF1827T-I/SO PIC16LF1827T-I/MQ PIC16LF1827T-