16 Kb Microwire Serial EEPROM

Description

The CAV93C86 is a 16 Kb Serial EEPROM memory device which is configured as either registers of 16 bits (ORG pin at V_{CC}) or 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAV93C86 is manufactured using ON Semiconductor's advanced CMOS EEPROM floating gate technology. The device is designed to endure 1,000,000 program/erase cycles and has a data retention of 100 years. The device is available in 8-pin SOIC and TSSOP packages.

Features

- Automotive Temperature Grade 1 (-40°C to +125°C)
- High Speed Operation: 2 MHz
- Low Power CMOS Technology
- 2.5 V to 5.5 V Operation
- Selectable x8 or x16 Memory Organization
- Self-timed Write Cycle with Auto-clear
- Hardware and Software Write Protection
- Power-up Inadvertent Write Protection
- Sequential Read
- Program Enable (PE) Pin
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- 8-pin SOIC and TSSOP Packages
- These Devices are Pb–Free, Halogen Free/BFR Free, and RoHS Compliant




Figure 1. Functional Symbol

Note: When the ORG pin is connected to V_{CC} , the x16 organization is selected. When it is connected to ground, the x8 pin is selected. If the ORG pin is left unconnected, then an internal pull-up device will select the x16 organization.



ON Semiconductor®

http://onsemi.com




SOIC-8 V SUFFIX CASE 751BD



TSSOP-8 Y SUFFIX CASE 948AL

PIN CONFIGURATION



SOIC (V) and TSSOP (Y)

PIN FUNCTION

Pin Name	Function		
CS	Chip Select		
SK	Clock Input		
DI	Serial Data Input		
DO	Serial Data Output		
V _{CC}	Power Supply		
GND	Ground		
ORG	Memory Organization		
PE	Program Enable		

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Storage Temperature	–65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	–0.5 to +6.5	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.

Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N _{END} (Note 3)	Endurance	1,000,000	Program / Erase Cycles
T _{DR}	Data Retention	100	Years

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

3. Block Mode, $V_{CC} = 5 V$, $25^{\circ}C$.

Table 3. D.C. OPERATING CHARACTERISTICS

(V_{CC} = +2.5 V to +5.5 V, T_A=-40°C to +125°C unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Max	Units
I _{CC1}	Supply Current (Write)	Write, $V_{CC} = 5.0 V$	Vrite, V _{CC} = 5.0 V		mA
I _{CC2}	Supply Current (Read)	Read, DO open, f_{SK} = 2 MHz, V_{CC} = 5.0 V	Read, DO open, f _{SK} = 2 MHz, V _{CC} = 5.0 V		μA
I _{SB1}	Standby Current (x8 Mode)	V _{IN} = GND or V _{CC} CS = GND, ORG = GND	$V_{IN} = GND \text{ or } V_{CC}$ CS = GND, ORG = GND		μΑ
I _{SB2}	Standby Current (x16 Mode)	$V_{IN} = GND \text{ or } V_{CC}$ CS = GND, ORG = Float or V_{CC}	CS = GND,		μΑ
ILI	Input Leakage Current	$V_{IN} = GND$ to V_{CC}		2	μA
I _{LO}	Output Leakage Current	V _{OUT} = GND to V _{CC} CS = GND		2	μΑ
V _{IL1}	Input Low Voltage	$4.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	-0.1	0.8	V
V _{IH1}	Input High Voltage	$4.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	2	V _{CC} + 1	V
V _{IL2}	Input Low Voltage	$2.5 \text{ V} \leq \text{V}_{CC} < 4.5 \text{ V}$	0	V _{CC} x 0.2	V
V _{IH2}	Input High Voltage	$2.5 \text{ V} \leq \text{V}_{CC} < 4.5 \text{ V}$	V _{CC} x 0.7	V _{CC} + 1	V
V _{OL1}	Output Low Voltage	4.5 V \leq V_{CC} < 5.5 V, I_{OL} = 2.1 mA		0.4	V
V _{OH1}	Output High Voltage	4.5 V \leq V_{CC} < 5.5 V, I_{OH} = -400 μA	2.4		V
V _{OL2}	Output Low Voltage	$2.5~V \leq V_{CC} < 4.5~V,~I_{OL} = 1~mA$		0.2	V
V _{OH2}	Output High Voltage	2.5 V \leq V_{CC} < 4.5 V, I_{OH} = $-100~\mu A$	V _{CC} – 0.2		V

Table 4. PIN CAPACITANCE (Note 4)

Symbol	Test	Conditions	Min	Тур	Мах	Units
C _{OUT}	Output Capacitance (DO)	V _{OUT} = 0 V			5	pF
C _{IN}	Input Capacitance (CS, SK, DI, ORG)	V _{IN} = 0 V			5	pF

Table 5. POWER-UP TIMING (Notes 4, 5)

Symbol	Parameter	Мах	Units
t _{PUR}	Power-up to Read Operation	1	ms
t _{PUW}	Power-up to Write Operation	1	ms

Table 6. A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50 ns		
Input Pulse Voltages	0.4 V to 2.4 V	$4.5~V \leq V_{CC} \leq 5.5~V$	
Timing Reference Voltages	0.8 V, 2.0 V	$4.5~V \leq V_{CC} \leq 5.5~V$	
Input Pulse Voltages	0.2 V_{CC} to 0.7 V_{CC}	$2.5~V \leq V_{CC} \leq 4.5~V$	
Timing Reference Voltages	0.5 V _{CC}	$2.5~V \leq V_{CC} \leq 4.5~V$	
Output Load	Current Source I _{OLmax} /I _{OHmax} ; CL = 100 pF		

These parameters are tested initially and after a design or process change that affects the parameter.
 t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.
 The input levels and timing reference points are shown in the "A.C. Test Conditions" table.

Table 7. A.C. CHARACTERISTICS (V_{CC} = +2.5 V to +5.5 V, TA = -40^{\circ}C to +125^{\circ}C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Units
t _{CSS}	CS Setup Time	50		ns
t _{CSH}	CS Hold Time	0		ns
t _{DIS}	DI Setup Time	100		ns
t _{DIH}	DI Hold Time	100		ns
t _{PD1}	Output Delay to 1		0.25	μs
t _{PD0}	Output Delay to 0		0.25	μs
t _{HZ} (Note 7)	Output Delay to High-Z		100	ns
t _{EW}	Program/Erase Pulse Width		5	ms
t _{CSMIN}	Minimum CS Low Time	0.25		μs
t _{SKHI}	Minimum SK High Time	0.25		μs
t _{SKLOW}	Minimum SK Low Time	0.25		μs
t _{SV}	Output Delay to Status Valid		0.25	μs
SK _{MAX}	Maximum Clock Frequency	DC	2000	kHz

7. This parameter is tested initially and after a design or process change that affects the parameter.

Table 8. INSTRUCTION SET

	Start		Addr	ess Data			
Instruction	Bit	Opcode	x8	x16	x8	x16	Comments
READ	1	10	A10–A0	A9-A0			Read Address AN- A0
ERASE	1	11	A10–A0	A9-A0			Clear Address AN- A0
WRITE	1	01	A10–A0	A9-A0	D7-D0	D15-D0	Write Address AN– A0
EWEN	1	00	11XXXXXXXXX	11XXXXXXXX			Write Enable
EWDS	1	00	00XXXXXXXXX	00XXXXXXXX			Write Disable
ERAL	1	00	10XXXXXXXXX	10XXXXXXXX			Clear All Addresses
WRAL	1	00	01XXXXXXXXX	01XXXXXXXX	D7-D0	D15-D0	Write All Addresses

Device Operation

The CAV93C86 is a 16,384-bit nonvolatile memory intended for use with industry standard microprocessors. The CAV93C86 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 13-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 14-bit instructions control the reading, writing and erase operations of the device. The CAV93C86 operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation.

The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 10-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organizations).

Note: The Write, Erase, Write all and Erase all instructions require PE = 1. If PE is left floating, 93C86 is in Program Enabled mode. For Write Enable and Write Disable instruction PE = don't care.


Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAV93C86 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

After the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceeded by a dummy zero bit. All subsequent data words will follow without a dummy zero bit.

Write

After receiving a WRITE command, address and the data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAV93C86 can be determined by selecting the device and polling the DO pin. Since this device features Auto–Clear before write, it is NOT necessary to erase a memory location before it is written into.





Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAV93C86 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Erase/Write Enable and Disable

The CAV93C86 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAV93C86 write and clear instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.

Erase All

Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAV93C86 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAV93C86 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.





Figure 5. Erase Instruction Timing


PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°


TOP VIEW



SIDE VIEW

Notes:


(1) All dimensions are in millimeters. Angles in degrees.
 (2) Complies with JEDEC MS-012.



END VIEW


PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
с	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е		0.65 BSC	
L		1.00 REF	
L1	0.50	0.60	0.75
θ	0°		8°





SIDE VIEW



END VIEW

Notes:

All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-153.

ORDERING INFORMATION

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping
CAV93C86VE-GT3	93C86D	SOIC-8, JEDEC	–40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAV93C86YE-GT3	M86D	TSSOP-8	-40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel

8. All packages are RoHS-compliant (Lead-free, Halogen-free).

9. The standard lead finish is NiPdAu.

10. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

11. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

12. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at <u>www.onsemi.com</u>

ON Semiconductor and we registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products herein. SCILLC has been or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distibutors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized use, even if such claim alleges that SCILLC has negaring the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is no

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: <u>CAV93C86VE-GT3</u> <u>CAV93C86YE-GT3</u>