# STK682-010-E

## Thick Film Hybrid IC 2-phase Stepping Motor Driver



#### Overview

The STK682-010-E is a hybrid IC for use as a Bipolar, 2-phase stepping motor driver with PWM current control.

## Function

- Output on-resistance (High side 0.3  $\Omega$ , Low side 0.25  $\Omega$ , Total 0.55  $\Omega$ ; Ta = 25°C, I<sub>O</sub> = 2.5A)
- VMmax=36V(DC), Iopmax=3.0A
- 2, 1-2, W1-2, 2W1-2, 4W1-2, 8W1-2, 16W1-2, 32W1-2 phase excitation are selectable
- With built-in automatic half current maintenance energizing function
- Over current protection circuit
- Thermal shutdown circuit
- Input pull down resistance
- With reset pin and enable pin

## **Specifications**

#### Absolute Maximum Ratings at $Tc = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VMmax		36.0	V
Peak output current	lopmax		3.0	А
Logic input voltage	VINmax		6.0	V
VREF input voltage	VREFmax		6.0	V
Operating substrate temperature	Тс		-20 to +105	°C
Storage temperature	Tstg		-40 to +125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 20 of this data sheet.

## **Recommended Operating Conditions** at $Tc = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	VM		9.0 to 32.0	V
Logic input voltage range	VIN		0 to 5.0	V
V <sub>CC</sub> input voltage range	VCC		0 to 5.0	V
VREF input voltage range	VREF		0 to 3.0	V
Output current1	lo1	1-2 Phase-ex, $Tc \le 90^{\circ}C$	3.0	Α
Output current2	lo2	1-2 Phase-ex, Tc=105°C	2.5	А
Output current3	lo3	2 Phase-ex, Tc=105°C	1.8	Α

## **Electrical Characteristics** at $Tc = 25^{\circ}C$ , $V_{CC} = 5V$

Deremeter	Question	Conditions		l la it		
Parameter	Symbol	Conditions	min	typ	max	Unit
Standby mode current drain	IMstn	VCC="L"		70	100	μA
Current drain	IM	VCC="H", ENABLE="H" No Load		3.3	4.6	mA
Thermal shutdown temperature	TSD	Design guarantee	150	180	210	°C
Thermal hysteresis width	ΔTSD	Design guarantee		40		°C
	linL1	VIN=0.8V	3	8	15	μA
	linH1	VIN=5V	30	50	70	μA
V <sub>CC</sub> pin input current	VCC	15pin=5V	51	83	115	μA
Logic input high-level voltage	Vinh	Pins 2,3,16,17,18,19	2.0			V
Logic input low-level voltage	Vinl	Pins 2,3,16,17,18,19			0.8	V
FDT pin high-level voltage	Vfdth	Pin 6	3.5			V
FDT pin middle-level voltage	Vfdtm	Pin 6	1.1		3.1	V
FDT pin low-level voltage	Vfdtl	Pin 6			0.8	V
Chopping frequency	Fch	C1=100pF	58	83	108	kHz
Chopping frequency	losc1			10		μA
Chopping oscillator circuit	Vtup1			1		V
threshold voltage	Vtdown1			0.5		V
VREF pin input voltage	Iref	VREF=1.5V, CLK=10kHz	-0.5			μA
DOWN output residual voltage	VoIDO	Idown=1mA, CLK=Low		40		mV
Hold current switching frequency	Falert			1.6		Hz
Blanking time	Tb1			1		μs
Output block						
	Ronu	I <sub>O</sub> =2.0A, high-side ON resistance		0.30	0.42	Ω
Output on-resistance	Rond	IO=2.0A, low-side ON resistance		0.25	0.35	Ω
Output leakage current	loleak	VM=36V			50	μA
Diode forward voltage	VD	ID=-2.0A		1.1	1.4	V
Current setting reference voltage	VRF	VREF=1.5V, Current ratio 100%		300		mV
Output short-circuit protection I	olock					
Timer latch time	Тѕср			256		μs

## **Package Dimensions**

unit : mm

**SIP19 29.2x14.4** CASE 127CF ISSUE O









## **Application Circuit Example**



## **Pin Functions**

Pin No.	Pin symbol	Pin Functions
1	GND	Circuit GND
2	CW/CCW	Forward / Reverse signal input
3	CLK	Clock pulse signal input
4	OSC1	Chopping frequency setting capacitor connection
5	VREF	Constant-current control reference voltage input
6	FDT	Decay mode select voltage input
7	OUT2B	B phase OUTB output
8	NFB	B phase current sense resistance connection
9	OUT1B	B phase OUTA output
10	PGND	Power GND
11	OUT2A	A phase OUTB output
12	NFA	A phase current sense resistance connection
13	OUT1A	A phase OUTA output
14	VM	Motor supply connection
15	VCC	Chip enable input
16	M1	
17	M2	Excitation-mode switching pin
18	M3	
19	ENABLE	Output enable signal input

#### Equivalent Circuit Diagram Pin No. Pin type 3 CLK VREGI ()-2 CW/CCW 19 ENABLE 18 М3 10KΩ 0-17 M2 16 M1 \$ 100KΩ GND O-VCC 15 VREGI O 6 sika 🕇 Internal reset Input pin 1uF 040 100k 0 OUT1A 13 (14) PGND 10 14 VM 60 66 12 NFA 111 131 OUT2A 11 9 OUT1B 8 NFB (10) 7 OUT2B 8/12 5000 GND C 5 VREF VERO / € 0.1.4 OSC1 4 VREGI O-0 ¥ã GNILO ٢ 6 FDT 0 ş 72kΩ Ş 23kΩ ş 9kΩ FDT ( **≷** 16kΩ GND O

## Equivalent circuit diagram

## **Description of functions**

#### (1) Excitation setting method

#### Set the excitation setting as shown in the following table by setting M1 pin, M2 pin and M3 pin

	Input signal			Initial	position
M3	M2	M1	MODE (Excitation)	A phase	
				current	B phase current
L	L	L	2 Phase	100%	-100%
L	L	Н	1-2 Phase	100%	0%
L	Н	L	W1-2 Phase	100%	0%
L	Н	Н	2W1-2 Phase	100%	0%
Н	L	L	4W1-2 Phase	100%	0%
Н	L	Н	8W1-2 Phase	100%	0%
Н	Н	L	16W1-2 Phase	100%	0%
Н	Н	Н	32W1-2 Phase	100%	0%

The initial position is also the default state at start-up and excitation position at counter-reset in each excitation mode

#### (2) Output current setting

Output current is set as shown below by the VREF pin (applied voltage) and a resistance value between NFA (B) pin and GND.

#### IOUT = (VREF / 5) / NFA (B) resistance

\* The setting value above is a 100% output current in each excitation mode.

(Example) When VREF=1.5V and NFA (B) resistance is 0.3  $\Omega$ , the setting current is shown below. IOUT = (1.5 V / 5) / 0.3  $\Omega$  = 1.0 A

#### (3) Chip enable terminal/ VCC function

When Chip enable terminal/ V<sub>CC</sub> pin is at low levels, the IC enters stand-by mode, all logic is reset and output is turned OFF.

When Chip enable terminal/  $V_{CC}$  pin is at high levels, the stand-by mode is released

#### (4) Step pin function

CLK pin step signal input allows advancing excitation step

Inp	out	Operation
VCC	CLK	
L	*	Stand-by mode
Н		Excitation step feed
Н	<b>_</b>	Excitation step hold



The internal D/A converter proceeds by a bit on the rising edge of the step signal input to the CLK pin. In addition, CW and CCW mode are switched by CW and CCW pin setting.

In CW mode, the B phase current is delayed by  $90^{\circ}$  relative to the A phase current. In CCW mode, the B phase current is advanced by  $90^{\circ}$  relative to the A phase current.

#### (6) Output enable function

When the ENABLE pin is set Low, the output is forced OFF and goes to high impedance. However, the internal logic circuits are operating, so the excitation position proceeds when the CLK is input. Therefore, when ENABLE pin is returned to High, the output level conforms to the excitation position proceeded by the CLK input.



#### (7) DECAY mode

The DECAY mode of the output current becomes only MIXED DECAY.

FDT voltage	DECAY method
3.5V to	SLOW DECAY
1.1V to 3.1V or OPEN	MIXED DECAY
to 0.8V	FAST DECAY

#### (8) Chopping frequency setting function

Chopping frequency is set as shown below by a capacitor between OSC1 pin and GND. Fch =  $1 / (C1+20pF / 10 \times 10^{-6})$  (Hz)

(Example) When Cosc1=100pF, the chopping frequency is shown below. Fch =  $1 / ((20+100) \times 10^{-12} / 10 \times 10^{-6})$  (Hz) = 83.3 (kHz)

#### Note

• The 20pF is a stray capacitance which is involved by the package of STK682-010-E.

#### (9) Output short-circuit protection circuit

Build-in output short-circuit protection circuit makes output to enter in stand-by mode. This function prevents the IC from damaging when the output shorts circuit by a voltage short or a ground short, etc. When output short state is detected, short-circuit detection circuit starts the operating and output is once turned OFF. After the timer latch time (typ : 256µs), output is turned ON again. Still the output is at short state, the output is turned OFF and fixed in stand-by mode.

When output is fixed in stand-by mode by output short protection circuit, output is released the latch by setting Chip enable terminal/ $V_{CC}$ ="L"

#### (10) Internal DOWN pin

The DOWN pin is an open drain connection.

This pin is turned ON when no rising edge of CLK between the input signals while a period determined by a capacitor between OSC2 and GND, and outputs at low levels.

The DOWN pin output in once turned ON, is turned OFF at the next rising edge of CLK.

Holding current switching time (0.6sectyp) is set by an internal capacitor between OSC2 pin and GND.

#### (11) Output current tolerance



#### STK682-010-E Output current tolerance Io – Tc

## STK682-010-E

#### (12) When mounting multiple drivers on a single PC board

When mounting multiple drivers on a single PC board, the GND design should mount a VCC decoupling capacitor, C2 and C3, for each driver to stabilize the GND potential of the other drivers. The key wiring points are as follows.



(13) Output current vector locus (1 step normalized  $90^\circ$ )



## (14) Current setting ratio in each excitation mode

	32W1-2	ohase(%)	16W1-2	ohase(%)	8W1-2 p	hase(%)	4W1-2 p	ohase(%)	2W1-2 p	hase(%)	W1-2 pt	nase(%)	1-2 pha	ase(%)	2 pha	se(%)		32W1-2	phase(%	16W1-2	phase(%	8W1-2 p	hase(%)	4W 1-2 p	hase(%)	2W1-2 p	hase(%)	W1-2 pl	nase(%)	1-2 ph	ase(%)	2 pha	se(%)
STEP	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	STEP	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch	Ach	Bch
00	100	0	100	0	100	0	100	0	100	0	100	0	100	0			065	70	72														
A1	100	1		Ŭ	100	Ŭ		Ű		Ű		Ű					866 866	69	72	69	72												
A2	100	2	100	2					_								867	68	73	00	12												
A3	100	4	100														868	67	74	67	7/	67	74										
03	100	5	100	5	100	5											000	66	75	07	/-	07	74										
04	100	5	100	5	100	5											009	00	75	05	70												
95	100	0	100	7													070	00	70	60	70												
96	100	/	100	1													971	64	//						_								
θ <i>1</i>	100	9															θ <i>1</i> 2	63	- 11	63	- 77	63	- 11	63	- 77								
θ8	100	10	100	10	100	10	100	10									θ73	62	78														
θ9	99	11															θ74	62	79	62	79												
θ10	99	12	99	12													θ75	61	80														
θ11	99	13															θ76	60	80	60	80	60	80										
θ12	99	15	99	15	99	15											θ77	59	81														
θ13	99	16															A78	58	82	58	82												
A14	99	17	99	17													A79	57	82														
A15	08	18	00														880	56	83	56	83	56	83	56	83	56	83						
015	90	20	09	20	00	20	09	20	00	20							000	55	03	50	05	50	05	50	05	50	05						
010	90	20	90	20	90	20	90	20	90	20							001	55	04	50	0.4												
010	98	21	00	00													002	53	84	53	84												
010	98	22	98	- 22													983	52	85	L	-	ليط											
<del>U</del> 19	97	23															⊎84	51	86	51	86	51	86										
<del>0</del> 20	97	24	97	24	97	24											085	50	86														
θ21	97	25															086	49	87	49	87												
θ22	96	27	96	27													θ87	48	88														
θ23	96	28															088	47	88	47	88	47	88	47	88								
θ24	96	29	96	29	96	29	96	29									<del>0</del> 89	46	89														
θ25	95	30															090	45	89	45	89												
A26	95	31	95	31												_	A91	44	90														
A27	95	33		0.					_								A02	43	90	43	<u>م</u>	13	90										
027	04	34	04	34	04	24			_								032	42	01	73	30		30										
020	94	34	54	34	54	54											093	42	91	41	01												
029	94	30	02	200													094	41	91	41	91												
030	93	30	93	30													995	39	92														
031	93	37															096	- 38	92	- 38	92	- 38	92	- 38	92	- 38	92	- 38	92				
<del>0</del> 32	92	38	92	38	92	38	92	38	92	38	92	38					097	37	93														
<del>0</del> 33	92	39															<del>0</del> 98	36	93	36	93												
θ34	91	41	91	41													<del>0</del> 99	35	94														
θ35	91	42															θ100	34	94	34	94	34	94										
θ36	90	43	90	43	90	43											θ101	- 33	95														
θ37	90	44															θ102	31	95	31	95												
θ38	89	45	89	45													θ103	30	95														
A39	89	46															A104	29	96	29	96	29	96	29	96								
A40	88	40	88	47	88	47	88	47									A105	28	96	20		20		20	00								
040	00	47	00	-17	00	-11	00	-11	_								0100	27	00	27	06							_	_				
041	00	40	07	40													0100	21	90	21	90												
042	07	49	07	49													0107	25	97	0.4	07	- 04	07										
043	86	50															8010	24	9/	24	9/	24	97										
⊎44	86	51	86	51	86	51											0109	23	97														
⊎45	85	52		_													⊎110	22	98	22	98												
θ46	84	53	84	53													θ111	21	98														
θ47	84	55															θ112	20	98	20	98	20	98	20	98	20	98						
θ48	83	56	83	56	83	56	83	56	83	56							θ113	18	98														
θ49	82	57															θ114	17	99	17	99												
θ50	82	58	82	58													θ115	16	99														
θ51	81	59															θ116	15	99	15	99	15	99										
052	80	60	80	60	80	60											0117	13	99														
053	80	61			<u> </u>						_						A118	12	90	12	QQ										-	-	
A54	70	62	70	62					-			-	-				A119	11	99	12	33				-			-	-				
055	79	62	13	02					-		_	_	_		_		0120	10	100	10	100	10	100	10	100			-	_				-
055	18	02		00			77										0120	10	100	10	100	10	100	10	100								
000	- //	63	- 11	63		63	- 77	63									0121	9	100		400												
957	- 17	64															U122	7	100	7	100												
θ58	76	65	76	65													θ123	6	100														
059	75	66															θ124	5	100	5	100	5	100										
060	74	67	74	67	74	67											θ125	4	100														
061	73	68															0126	2	100	2	100												
θ62	72	69	72	69													θ127	1	100														
<del>0</del> 63	72	70															θ128	0	100	0	100	0	100	0	100	0	100	0	100	0	100		
064	71	71	71	71	71	71	71	71	71	71	71	71	71	71	100	100		Ť		Ť						-		-					
									11					11							i												





4W1-2 phase excitation (CW mode)



(16) Current control operation

SLOW DECAY current control operation

When FDT pin voltage is a voltage over 3.5 V, the constant-current control is operated in SLOW DECAY mode.

(Sine-wave increasing direction)



Each of current modes operates with the follow sequence.

SLOW

Current mode

CHARGE

• The IC enters CHARGE mode at a rising edge of the chopping oscillation. (A period of CHARGE mode (Blanking Time) is forcibly present in approximately 1 µs, regardless of the current value of the coil current (ICOIL) and set current (IREF) ).

Blanking Time

SLOW

Blanking Time

SLOW

• After the period of the blanking time, the IC operates in CHARGE mode until ICOIL  $\geq$  IREF. After that, the mode switches to the SLOW DECAY mode and the coil current is attenuated until the end of a chopping period.

At the constant-current control in SLOW DECAY mode, following to the setting current from the coil current may take time (or not follow) for the current delay attenuation.

#### FAST DECAY current control operation

When FDT pin voltage is a voltage under 0.8V, the constant-current control is operated in FAST DECAY mode.

#### (Sine-wave increasing direction)



Each of current modes operates with the follow sequence.

The IC enters CHARGE mode at a rising edge of the chopping oscillation.

(A period of CHARGE mode (Blanking Time) is forcibly present in approximately 1µs, regardless of the current value of the coil current (ICOIL) and set current (IREF)).

After the period of the blanking time, The IC operates in CHARGE mode until ICOIL  $\geq$  IREF. After that, the mode switches to the FAST DECAY mode and the coil current is attenuated until the end of a chopping period. At the constant-current control in FAST DECAY mode, following to the setting current from the coil current takes short-time for the current fast attenuation, but, the current ripple value may be higher.



Current mode CHARGE SLOW FAST Blanking Time FAST CHARGE

Each of current modes operates with the follow sequence.

The IC enters CHARGE mode at a rising edge of the chopping oscillation.

(A period of CHARGE mode (Blanking Time) is forcibly present in approximately 1 µs, regardless of the current value of the coil current (ICOIL) and set current (IREF)).

In a period of Blanking Time, the coil current (ICOIL) and the setting current (IREF) are compared.

If an ICOIL = IREF state exists during the charge period:

The IC operates in CHAGE mode until ICOIL  $\geq$  IREF. After that, it switches to SLOW DECAY mode and then switches to FAST DECAY mode in the last approximately 1 µs of the period.

If no ICOIL = IREF state exists during the charge period:

The IC switches to FAST DECAY mode and the coil current is attenuated with the FAST DECAY operation until the end of a chopping period.

The above operation is repeated.

Normally, in the sine wave increasing direction the IC operates in SLOW (+FAST) DECAY mode, and in the sine wave decreasing direction the IC operates in FAST DECAY mode until the current is attenuated and reaches the set value and the IC operates in SLOW (+FAST) DECAY mode.

SLOW

#### **Power Dissipation**

Power dissipation calculation of STK682-010-E following becomes. 2-phase excitation Pd=IOH×(Ronu + Rond)<sup>2</sup> 1-2-phase excitation Pd=0.71×IOH×(Ronu + Rond)<sup>2</sup>

Please by substituting from electrical characteristic table value of Rond and Ronu.

## Thermal design

[Operating range in which a heat sink is not used]

Use of a heat sink to lower the operating substrate temperature of the HIC (Hybrid IC) is effective in increasing the quality of the HIC.

The size of heat sink for the HIC varies depending on the magnitude of the average power loss, PdAV, within the HIC. The value of PdAV increases as the output current increases. To calculate PdAV, refer to "Calculating Internal HIC Loss for the STK672-640C-E in the specification document.

Calculate the internal HIC loss, PdAV, assuming repeat operation such as shown in Figure 1 below, since conduction during motor rotation and off time both exist during actual motor operations,



T1 : Motor rotation operation time

T2 : Motor hold operation time

T3 : Motor current off time

T2 may be reduced, depending on the application.

T0 : Single repeated motor operating cycle

IO1 and IO2 : Motor current peak values

Due to the structure of motor windings, the phase current is a positive and negative current with a pulse form. Note that figure 1 presents the concepts here, and that the on/off duty of the actual signals will differ.

The hybrid IC internal average power dissipation PdAV can be calculated from the following formula.

 $PdAV = (T1 \times P1 + T2 \times P2 + T3 \times 0) \cdot TO$  ------(I)

(Here, P1 is the PdAV for IO1 and P2 is the PdAV for IO2)

If the value calculated using Equation (I) is 1.5W or less, and the ambient temperature, Ta, is 60°C or less, there is no need to attach a heat sink. Refer to Figure 2 for operating substrate temperature data when no heat sink is used.

[Operating range in which a heat sink is used]

Although a heat sink is attached to lower Tc if PdAV increases, the resulting size can be found using the value of c-a in Equation (II) below and the graph depicted in Figure 3.

 $c-a = (Tc max-Ta) \cdot PdAV -----(II)$ 

Tc max : Maximum operating substrate temperature =105°C

Ta : HIC ambient temperature

Although a heat sink can be designed based on equations (I) and (II) above, be sure to mount the HIC in a set and confirm that the substrate temperature, Tc, is 105°C or less.

Figure 2 Substrate temperature rise,  $\Delta Tc$  (no heat sink) - Internal average power dissipation, PdAV

Figure 3 Heat sink area (Board thickness: 2mm) - 0c-a



Mitigated Curve of Package Power Loss, PdPK, vs. Ambient Temperature, Ta Package power loss, PdPK, refers to the average internal power loss, PdAV, allowable without a heat sink. The figure below represents the allowable power loss, PdPK, vs. fluctuations in the ambient temperature, Ta. Power loss of up to 3.1W is allowable at Ta=25°C, and of up to 1.75W at Ta=60°C.

Allowable power dissipation, PdPK(no heat sink) - Ambient temperature, Ta



#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
STK682-010-E	SIP-19 (Pb-Free)	15 / Tube

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: STK682-010-E