# 3 A Ultra-Small Controlled Load Switch with Auto-Discharge Path

### Description

The NCP336 and NCP337 are very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, thanks to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output rail for the NCP337 part only.

Proposed in a wide input voltage range from 1.2 V to 5.5 V, in a small 1 x 1.5 mm WLCSP6, pitch 0.5 mm.

#### Features

- 1.2 V 5.5 V Operating Range
- 21 m $\Omega$  P MOSFET at 4.5 V
- DC Current up to 3 A
- Output Auto-Discharge
- Active High EN Pin
- WLCSP6 1 x 1.5 mm
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant

#### Applications

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices




# **ON Semiconductor®**

http://onsemi.com




WLCSP6 FC SUFFIX CASE 567FH

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.





Pin Name	Pin Number	Туре	Description
IN	A2, B2	POWER	Load-switch input voltage; connect a 1 $\mu F$ or greater ceramic capacitor from IN to GND as close as possible to the IC.
GND	C1	POWER	Ground connection.
EN	C2	INPUT	Enable input, logic high turns on power switch.
OUT	A1, B1	OUTPUT	Load-switch output; connect a 1 $\mu\text{F}$ ceramic capacitor from OUT to GND as close as possible to the IC is recommended.

### Table 1. PIN FUNCTION DESCRIPTION




Figure 2. Block Diagram

#### Table 2. MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IN, OUT, EN, Pins: (Note 1)	V <sub>EN,</sub> V <sub>IN,</sub> V <sub>OUT</sub>	-0.3 to + 7.0	V
From IN to OUT Pins: Input/Output (Note 1)	V <sub>IN,</sub> V <sub>OUT</sub>	0 to + 7.0	V
Maximum Junction Temperature	TJ	-40 to + 125	°C
Storage Temperature Range	T <sub>STG</sub>	-40 to + 150	°C
Moisture Sensitivity (Note 2)	MSL	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **Table 3. OPERATING CONDITIONS**

Symbol	Parameter	C	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	Operational Power Supply			1.2		5.5	V
V <sub>EN</sub>	Enable Voltage			0		5.5	
T <sub>A</sub>	Ambient Temperature Range			-40	25	+85	°C
Τ <sub>J</sub>	Junction Temperature Range			-40	25	+125	°C
C <sub>IN</sub>	Decoupling input capacitor			1			μF
C <sub>OUT</sub>	Decoupling output capacitor			1			μF
$R_{\thetaJA}$	Thermal Resistance Junction to Air	WLCSP package (Note 3)			100		°C/W
I <sub>OUT</sub>	Maximum DC current					3	A
PD	Power Dissipation Rating (Note 4)	$T_A \le 25^\circ C$	WLCSP package		0.66		W
		$T_A = 85^{\circ}C$	WLCSP package		0.26		W

1. According to JEDEC standard JESD22–A108.

2. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

3. The  $R_{\theta JA}$  is dependent of the PCB heat dissipation and thermal via.

4. The maximum power dissipation ( $_{\text{PD}}$ ) is given by the following formula:

$$P_{\rm D} = \frac{T_{\rm JMAX} - T_{\rm A}}{R_{\rm \theta JA}}$$

Table 4. ELECTRICAL CHARACTERISTIC Min & Max Limits apply for T <sub>A</sub> between -40°C to +85°C for V <sub>IN</sub> between 1.2 V to 5.5 V	
(Unless otherwise noted). Typical values are referenced to $T_A = +25^{\circ}C$ and $V_{IN} = 5 V$ (Unless otherwise noted).	

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
POWER S	WITCH	•					
R <sub>DSON</sub>	Static drain-source	Vin = 5.5 V	I = 1 A (Note 5)		20	22	mΩ
	on-state resistance	Vin = 4.5 V	I = 500 mA (Note 5)		21	25	
		Vin = 3.3 V	I = 500 mA (Note 5)		23	28	
		Vin = 2.5 V	I = 500 mA (Note 5)		28	35	
		Vin = 1.8 V	I = 250 mA (Note 5)		40	45	
		Vin = 1.2 V	T <sub>A</sub> = 25°C, I = 200 mA		95	120	
Rdis	Output discharge path	EN = low			70	90	Ω
VIH	High-level input voltage			0.9			V
VIL	Low-level input voltage					0.5	1
R <sub>pd</sub>	EN pull down resistor				5		MΩ


### QUIESCENT CURRENT

Istd	Standby current	Vin = 4.2 V	EN = low, No load		1	μΑ
lq	Quiescent current	Vin = 4.2 V	EN = high, No load		1	μA

## TIMINGS

T <sub>EN</sub>	Enable time	Vin = 3.6 V	$R_L$ = 25 $\Omega$ , Cout = 1 $\mu$ F	323	μs
T <sub>R</sub>	Output rise time	(Note 6)	$R_L = 25 \Omega$ , Cout = 1 $\mu$ F	810	
T <sub>ON</sub>	ON time (T <sub>EN</sub> + T <sub>R</sub> )		$R_L = 25 \Omega$ , Cout = 1 $\mu$ F	1130	
T <sub>F</sub>	Output fall time		NCP337. R <sub>L</sub> = 25 $\Omega$ , Cout = 1 $\mu$ F	42	


Guaranteed by design and characterization
Parameters are guaranteed for C<sub>LOAD</sub> and R<sub>LOAD</sub> connected to the OUT pin with respect to the ground




# TIMINGS

Figure 3. Enable, Rise and Fall Time

# **TYPICAL CHARACTERISTICS**



### **TYPICAL CHARACTERISTICS**






Figure 12. Enable Time and Rise Time




Figure 13. Disable Time and Fall Time

### **FUNCTIONAL DESCRIPTION**

#### Overview

The NCP337 is a high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a wide range of battery from 1.2 V to 5.5 V.

#### **Enable Input**

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of Vin of 1.2 V and EN forced to high level.

#### Auto Discharge

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and Vin > 1.2 V.

In order to limit the current across the internal discharge Nmosfet, the typical value is set at 70  $\Omega$ .

#### **Cin and Cout Capacitors**

IN and OUT, 1  $\mu$ F, at least, capacitors must be placed as close as possible the part to for stability improvement.

# **APPLICATION INFORMATION**

### **Power Dissipation**

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

•  $P_D = R_{DS(on)} x (I_{OUT})^2$   $P_D = Power dissipation (W)$   $R_{DS(on)} = Power MOSFET on resistance (\Omega)$  $I_{OUT} = Output current (A)$  •  $T_J = P_D x R_{\theta JA} + T_A$ 

 $T_J$  = Junction temperature (°C)  $R_{\theta JA}$  = Package thermal resistance (°C/W)  $T_A$  = Ambient temperature (°C)

### PCB Recommendations

The NCP337 integrates an up to 3 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the  $R_{\theta JA}$  of the package can be decreased, allowing higher power dissipation.




Figure 14. Routing Example: 2 oz, 4 layers with vias across 2 internal inners.

Example of application definition.

$$T_J - T_A = R_{\theta JA} \times P_D = R_{\theta JA} \times R_{DS(on)} \times I^2$$

T<sub>J</sub>: junction temperature.

T<sub>A</sub>: ambient temperature.

 $R_{\theta}$  = Thermal resistance between IC and air, through PCB.  $R_{DS(on)}$ : intrinsic resistance of the IC Mosfet. I: load DC current.

Taking into account of  $R_{\theta}$  obtain with:

• 1 oz, 2 layers: 100°C/W.

At 3 A, 25°C ambient temperature,  $R_{DS(on)}$  20 m $\Omega$  @ Vin 5 V, the junction temperature will be:

 ${\rm T_J} = {\rm T_A} + {\rm R_\theta} \times {\rm P_D} = 25 + (0.024 \times 3^2) \times 100 = 43^{o}{\rm C}$ 

Taking into account of  $R_{\theta}$  obtain with:

• 2 oz, 4 layers: 60°C/W.

At 3 A, 65°C ambient temperature,  $R_{DS(on)}$  24 m $\Omega$  @ Vin 5 V, the junction temperature will be:

$$T_{J} = T_{A} + R_{\theta} \times P_{D} = 65 + (0.024 \times 3^{2}) \times 60 = 78^{\circ}C$$


### ORDERING INFORMATION

Device	Marking	Option	Package	Shipping <sup>†</sup>
NCP337FCT2G	AC	Auto discharge	WLCSP 1 x 1.5 mm	3000 Tape / Reel
NCP336FCT2G	AF	Without Autodischarge	WLCSP 1 x 1.5 mm	3000 Tape / Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### PACKAGE DIMENSIONS

WLCSP6, 1.00x1.50 CASE 567FH ISSUE O



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME X14 5M 1994
- ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.


CROWNS OF SOLDER BA									
		MILLIMETERS							
	DIM	MIN	MAX						
	Α	0.54	0.63						
	A1	0.22	0.28						
	A2	0.33 REF							
	b	0.29	0.34						
	D	1.00 BSC							

1.50 BSC

0.50 BS

F

RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**ON Semiconductor** and **OD** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemic.com/site/pdf/Patent-Marking.pdf. SCILLC preserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended to surport or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NCP337FCT2G