## NLAST4501

## Single SPST Analog Switch

The NLAST4501 is an analog switch manufactured in sub-micron silicon-gate CMOS technology. It achieves very low $\mathrm{R}_{\mathrm{ON}}$ while maintaining extremely low power dissipation. The device is a bilateral switch suitable for switching either analog or digital signals, which may vary from zero to full supply voltage.

The NLAST4501 is a low voltage, TTL (low threshold) compatible device, pin for pin compatible with the MAX4501.

The Enable pin is compatible with standard TTL level outputs when supply voltage is nominal 5.0 V . It is also over-voltage tolerant, making it a very useful logic level translator.

## Features

- Guaranteed $\mathrm{R}_{\mathrm{ON}}$ of $32 \Omega$ at 5.5 V
- Low Power Dissipation: $\mathrm{I}_{\mathrm{CC}}=2 \mu \mathrm{~A}$
- Low Threshold Enable pin TTL compatible at 5.0 V
- TTL version and pin for pin with NLAS4501
- Provides Voltage translation for many different voltage levels
3.3 to 5.0 V , Enable pin may go as high as +5.5 V
1.8 to 3.3 V
1.8 to 2.5 V
- Improved version of MAX4501 (at any voltage between 2 and 5.5 V )
- Chip Complexity: FETs = 11
- $\mathrm{Pb}-$ Free Packages are Available


Figure 1. Pinout (Top View)

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com
SC70-5/SC-88A/SOT-353
DF SUFFIX
CASE 419A

FUNCTION TABLE

| On/Off Enable Input | State of Analog Switch |
| :---: | :---: |
| L | Off |
| H | On |

## ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Positive DC Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to +7.0 | V |
| Digital Input Voltage (Enable) | $\mathrm{V}_{\text {IN }}$ | -0.5 to +7.0 | V |
| Analog Output Voltage ( $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{COM}}$ ) | $\mathrm{V}_{\text {IS }}$ | -0.5 to $\mathrm{V}_{C C}+0.5$ | V |
| DC Current, Into or Out of Any Pin | $\mathrm{I}_{\mathrm{K}}$ | $\pm 20$ | mA |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature, 1 mm from Case for 10 Seconds | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature under Bias | $\mathrm{T}_{\mathrm{J}}$ | + 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance SC70-5/SC-88A (Note 1) <br> TSOP-5  | $\theta_{\mathrm{JA}}$ | $\begin{aligned} & 350 \\ & 230 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Power Dissipation in Still Air at $85^{\circ} \mathrm{C} \quad$ SC70-5/SC-88A | $\mathrm{P}_{\mathrm{D}}$ | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ | mW |
| Moisture Sensitivity | MSL | Level 1 |  |
| Flammability Rating Oxygen Index: 30\% - 35\% | $\mathrm{F}_{\mathrm{R}}$ | UL 94 V-0 @ 0.125 in |  |
| ESD Withstand VoltageHuman Body Model (Note 2) <br> Machine Model (Note 3) <br> Charged Device Model (Note 4) | $\mathrm{V}_{\text {ESD }}$ | $\begin{gathered} >2000 \\ >100 \\ N / A \end{gathered}$ | V |
| Latchup Performance $\quad$ Above $\mathrm{V}_{\mathrm{CC}}$ and Below GND at $85^{\circ} \mathrm{C}$ (Note 5) | ILatchup | $\pm 300$ | mA |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm -by-1 inch, 2-ounce copper trace with no air flow.
2. Tested to EIA/JESD22-A114-A.
3. Tested to EIA/JESD22-A115-A.
4. Tested to JESD22-C101-A.
5. Tested to EIA/JESD78.

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Positive DC Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | 5.5 | V |
| Digital Input Voltage (Enable) | $\mathrm{V}_{\mathrm{IN}}$ | GND | 5.5 | V |
| Static or Dynamic Voltage Across an Off Switch | $\mathrm{V}_{\mathrm{IO}}$ | GND | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Analog Input Voltage (NO, COM) | $\mathrm{V}_{\mathrm{IS}}$ | GND | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Operating Temperature Range, All Package Types | $\mathrm{T}_{\mathrm{A}}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Input Rise or Fall Time, <br> (Enable Input) | ( |  |  |  |

## DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1\% BOND FAILURES

| Junction <br> Temperature ${ }^{\circ} \mathbf{C}$ | Time, Hours | Time, Years |
| :---: | :---: | :---: |
| 80 | $1,032,200$ | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |



Figure 2. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

| Parameter | Condition | Symbol | $\mathrm{V}_{\mathrm{cc}}$ | Guaranteed Max Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $-55^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ | $<85^{\circ} \mathrm{C}$ | $<125^{\circ} \mathrm{C}$ |  |
| Minimum High-Level Input Voltage, Enable Inputs |  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.0 \\ & 2.0 \end{aligned}$ | V |
| Maximum Low-Level Input Voltage, Enable Inputs |  | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} 0.53 \\ 0.8 \\ 0.8 \end{gathered}$ | $\begin{gathered} 0.53 \\ 0.8 \\ 0.8 \end{gathered}$ | $\begin{gathered} 0.53 \\ 0.8 \\ 0.8 \end{gathered}$ | V |
| Maximum Input Leakage Current, Enable Inputs | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ or GND | IN | 0 V to 5.5 V | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Maximum Quiescent Supply Current (per package) | Enable and VIS = V ${ }_{\text {CC }}$ or GND | ICC | 5.5 | 1.0 | 1.0 | 2.0 | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS - Analog Section

| Parameter | Condition | Symbol | $\mathrm{V}_{\text {cc }}$ | Guaranteed Max Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $-55^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ | $<85{ }^{\circ} \mathrm{C}$ | $<125^{\circ} \mathrm{C}$ |  |
| Maximum ON Resistance (Figures 8-12) | $\begin{aligned} & \hline V_{I N}=V_{I H} \\ & V_{S I}=V_{\mathrm{CC}} \text { to GND } \\ & \mathrm{I}_{I S} \mathrm{I}=\leq 10.0 \mathrm{~mA} \end{aligned}$ | RoN | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 45 \\ & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 50 \\ & 35 \\ & 30 \end{aligned}$ | $\begin{aligned} & 55 \\ & 40 \\ & 35 \end{aligned}$ | $\Omega$ |
| ON Resistance Flatness | $\begin{aligned} & \mathrm{V}_{I \mathrm{~N}}=\mathrm{V}_{1 \mathrm{H}} \\ & \mathrm{I}_{\mathrm{IS}} \mid=\leq 10.0 \mathrm{~mA} \\ & \mathrm{~V}_{I S}=1 \mathrm{~V}, 2 \mathrm{~V}, 3.5 \mathrm{~V} \end{aligned}$ | $\mathrm{R}_{\text {FLAT(ON) }}$ | 4.5 | 4 | 4 | 5 | $\Omega$ |
| Off Leakage Current, Pin 2 (Figure 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{NO}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{COM}}=1.0 \mathrm{~V} \text { and } \mathrm{V}_{\mathrm{NO}} 4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{I}_{\text {NO(OFF) }}$ | 5.5 | 1 | 10 | 100 | nA |
| Off Leakage Current, Pin 1 (Figure 3) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \text { or } 1.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{COM}}=1.0 \mathrm{~V} \text { or } 4.5 \mathrm{~V} \end{array}$ | $\mathrm{I}_{\text {Com(OFF) }}$ | 5.5 | 1 | 10 | 100 | nA |

AC ELECTRICAL CHARACTERISTICS (Input $t_{r}=t_{f}=3.0 \mathrm{~ns}$ )

| Parameter | Test Conditions | Symbol | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) | Guaranteed Max Limit |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $-55^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ |  |  | $<85^{\circ} \mathrm{C}$ |  |  | $<125^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| Turn-On Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ $\text { (Figures } 4,5 \text {, and 13) }$ | ton | 2.0 3.0 4.5 5.5 |  | 7.0 <br> 5.0 <br> 4.5 <br> 4.5 | $\begin{gathered} 14 \\ 10 \\ 9 \\ 9 \end{gathered}$ |  |  | 16 12 11 11 |  |  | 16 12 11 11 | ns |
| Turn-Off Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ (Figures 4, 5, and 13) | toff | 2.0 <br> 3.0 <br> 4.5 <br> 5.5 |  | $\begin{array}{\|c\|} \hline 11.0 \\ 7.0 \\ 5.0 \\ 5.0 \end{array}$ | $\begin{aligned} & \hline 22 \\ & 14 \\ & 10 \\ & 10 \end{aligned}$ |  |  | 24 16 12 12 |  |  | 24 16 12 12 | ns |
| Maximum Input Capacitance, Select Input <br> Analog I/O (switch off) <br> Common I/O (switch off) <br> Feedthrough (switch on) |  | Typical @ 25, VCC = 5.0 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{C}_{\mathrm{IN}}$ <br> $\mathrm{C}_{\mathrm{NO} \text { or } \mathrm{C}_{\mathrm{NC}}}$ Com(OFF) $\mathrm{C}_{\text {COM(ON) }}$ |  |  |  |  |  | 80 10 10 |  |  |  |  | pF |

## NLAST4501

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

| Parameter | Condition | Symbol | $\begin{gathered} \mathrm{v}_{\mathrm{cc}} \\ \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { Limit } \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum On-Channel -3dB Bandwidth or Minimum Frequency Response | $\mathrm{V}_{\text {IS }}=0 \mathrm{dBm}$ <br> $\mathrm{V}_{\text {IS }}$ centered between $\mathrm{V}_{\mathrm{CC}}$ and $G N D$ <br> (Figures 6 and 14) | BW | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 190 \\ & 200 \\ & 220 \end{aligned}$ | MHz |
| Maximum Feedthrough On Loss | $\mathrm{V}_{\text {IS }}=0 \mathrm{dBm} @ 10 \mathrm{kHz}$ <br> $\mathrm{V}_{\text {IS }}$ centered between $\mathrm{V}_{\mathrm{CC}}$ and $G N D$ <br> (Figure 6) | V ONL | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & -2 \\ & -2 \\ & -2 \end{aligned}$ | dB |
| Off-Channel Isolation | $\mathrm{f}=100 \mathrm{kHz} ; \mathrm{V}_{\mathrm{IS}}=1 \mathrm{VRMS}$ <br> $\mathrm{V}_{\text {IS }}$ centered between $\mathrm{V}_{\mathrm{CC}}$ and GND <br> (Figures 6 and 15) | $\mathrm{V}_{\text {ISO }}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | -93 | dB |
| Charge Injection <br> Enable Input to Common I/O | $\begin{aligned} & \mathrm{V}_{I S}=\mathrm{V}_{\mathrm{CC}} \text { to } \mathrm{GND}, \mathrm{~F}_{I S}=20 \mathrm{kHz} \\ & \mathrm{t}_{\mathrm{r}_{2}}=\mathrm{t}_{f}=3 \mathrm{~ns} \\ & \mathrm{R}_{I S}=0 \Omega, C_{L}=1000 \mathrm{pF} \\ & Q=C_{L}{ }^{*} \Delta \mathrm{~V}_{\mathrm{OUT}} \\ & \text { (Figures } 7 \text { and 16) } \end{aligned}$ | Q | $\begin{aligned} & \hline 3.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \end{aligned}$ | pC |
| Total Harmonic Distortion THD + Noise | $\begin{array}{r} \mathrm{F}_{\mathrm{IS}}=20 \mathrm{~Hz} \text { to } 1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=\text { Rgen }=600 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{IS}}=3.0 \mathrm{~V}_{\mathrm{PP}} \text { sine wave } \\ \mathrm{V}_{\text {IS }}=5.0 \mathrm{~V}_{\mathrm{PP}} \text { sine wave } \end{array}$ <br> (Figure 17) | THD | $\begin{aligned} & 3.3 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 0.3 \\ 0.15 \end{gathered}$ | \% |



Figure 3. Switch Leakage vs. Temperature

## NLAST4501



Figure 4. $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$


Figure 5. $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$

## NLAST4501



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $\mathrm{V}_{\text {ISO }}$, Bandwidth and $\mathrm{V}_{\text {ONL }}$ are independent of the input signal direction.
$\mathrm{V}_{\text {ISO }}=$ Off Channel Isolation $=20$ Log $\left(\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}\right)$ for $\mathrm{V}_{\text {IN }}$ at 100 kHz
$\mathrm{V}_{\text {ONL }}=$ On Channel Loss $=20 \log \left(\frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}\right)$ for $\mathrm{V}_{\text {IN }}$ at 100 kHz to 50 MHz
Bandwidth $(B W)=$ the frequency 3 dB below $\mathrm{V}_{\mathrm{ONL}}$

Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V ${ }_{\text {ONL }}$


Figure 7. Charge Injection: (Q)


Figure 8. Ron vs. $\mathrm{V}_{\text {com }}$ and $\mathrm{V}_{\mathrm{CC}}\left(@ 25^{\circ} \mathrm{C}\right)$


Figure 10. R $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{COM}}$ and Temperature, $\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V}$


Figure 12. $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\text {COM }}$ and Temperature, $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$


Figure 9. $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\text {COM }}$ and Temperature, $\mathrm{V}_{\mathrm{cc}}=2.0 \mathrm{~V}$


Figure 11. R $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{COM}}$ and Temperature, $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$


Figure 13. Switching Time vs. Supply Voltage, $\mathrm{T}=25^{\circ} \mathrm{C}$

## NLAST4501



Figure 14. ON Channel Bandwidth and Phase Shift Over Frequency


Figure 15. Off Channel Isolation


Figure 16. Charge Injection vs. $\mathbf{V}_{\text {COM }}$


Figure 17. THD vs. Frequency

ORDERING INFORMATION

| Device | Device Nomenclature |  |  |  |  | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Circuit Indicator | Technology | Device Function | Package Suffix | Tape \& Reel Suffix |  |  |
| NLAST4501DFT2 | NL | AST | 4501 | DF | T2 | $\begin{gathered} \hline \text { SC-88A/SOT-353/ } \\ \text { SC70 } \end{gathered}$ | 3000/Tape \& Reel |
| NLAST4501DFT2G |  |  |  |  |  | $\begin{gathered} \hline \text { SC-88A/SOT-353/ } \\ \text { SC70 } \\ \text { (Pb-Free) } \end{gathered}$ |  |
| NLAST4501DTT1 |  |  |  | DT | T1 | TSOP-5 |  |
| NLAST4501DTT1G |  |  |  |  |  | $\begin{aligned} & \text { TSOP-5 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |

[^0]
## NLAST4501

## PACKAGE DIMENSIONS

## SC-88A / SOT-353 / SC-70

CASE 419A-02
ISSUE J


NOTES:
DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH
3. 419A-01 OBSOLETE. NEW STANDARD 419A-01
419A-02.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

| DIM | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 0.071 | 0.087 | 1.80 | 2.20 |  |  |
| B | 0.045 | 0.053 | 1.15 | 1.35 |  |  |
| C | 0.031 | 0.043 | 0.80 | 1.10 |  |  |
| D | 0.004 | 0.012 | 0.10 |  |  |  |
| G | 0.026 |  | BSC | 0.65 BSC |  |  |
| H | -- |  | 0.004 | --- |  | 0.10 |
| J | 0.004 | 0.010 | 0.10 | 0.25 |  |  |
| K | 0.004 |  | 0.012 | 0.10 |  | 0.30 |
| N | 0.008 |  | REF | 0.20 |  | REF |
| S | 0.079 |  | 0.087 | 2.00 |  | 2.20 |

## SOLDERING FOOTPRINT*


*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## NLAST4501

## PACKAGE DIMENSIONS

TSOP-5
CASE 483-02
ISSUE E


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. A AND B DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | ---: | ---: | ---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 2.90 | 3.10 | 0.1142 | 0.1220 |
| B | 1.30 | 1.70 | 0.0512 | 0.0669 |
| C | 0.90 | 1.10 | 0.0354 | 0.0433 |
| D | 0.25 | 0.50 | 0.0098 | 0.0197 |
| G | 0.85 | 1.05 | 0.0335 | 0.0413 |
| H | 0.013 | 0.100 | 0.0005 | 0.0040 |
| J | 0.10 | 0.26 | 0.0040 | 0.0102 |
| K | 0.20 | 0.60 | 0.0079 | 0.0236 |
| L | 1.25 | 1.55 | 0.0493 | 0.0610 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| S | 2.50 | 3.00 | 0.0985 | 0.1181 |

## SOLDERING FOOTPRINT*


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and (OX) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

ON Semiconductor:
NLAST4501DFT2G NLAST4501DTT1G


[^0]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

