# 100 V, 2.0 A, Low V<sub>CE(sat)</sub> PNP Transistor

ON Semiconductor's  $e^2$ PowerEdge family of low  $V_{CE(sat)}$  transistors are miniature surface mount devices featuring ultra low saturation voltage ( $V_{CE(sat)}$ ) and high current gain capability. These are designed for use in low voltage, high speed switching applications where affordable efficient energy control is important.

Typical applications are DC–DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e<sup>2</sup>PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

#### **Features**

- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **MAXIMUM RATINGS** $(T_A = 25^{\circ}C)$

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	-100	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	-140	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	-7.0	Vdc
Collector Current – Continuous	I <sub>C</sub>	-2.0	Α
Collector Current – Peak	I <sub>CM</sub>	-3.0	Α

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation  T <sub>A</sub> = 25°C  Derate above 25°C	P <sub>D</sub> (Note 1)	490 3.7	mW mW/°C
Thermal Resistance, Junction-to-Ambient	R <sub>0JA</sub> (Note 1)	255	°C/W
Total Device Dissipation  T <sub>A</sub> = 25°C  Derate above 25°C	P <sub>D</sub> (Note 2)	710 4.3	mW mW/°C
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub> (Note 2)	176	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. FR-4 @ 100 mm<sup>2</sup>, 1 oz. copper traces.
- 2. FR-4 @ 500 mm<sup>2</sup>, 1 oz. copper traces.



#### ON Semiconductor®

www.onsemi.com

# -100 VOLTS, 2.0 AMPS PNP LOW $V_{CE(sat)}$ TRANSISTOR





#### MARKING DIAGRAM



VL = Specific Device Code

M = Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)
\*Date Code orientation and/or overbar may vary depending upon manufacturing location.

#### ORDERING INFORMATION

De	vice	Package	Shipping <sup>†</sup>
NSS1C2	200LT1G,	SOT-23	3000/Tape & Reel
NSV1C2	200LT1G	(Pb-Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector – Emitter Breakdown Voltage (I <sub>C</sub> = -10 mAdc, I <sub>B</sub> = 0)	V <sub>(BR)CEO</sub>	-100			Vdc
Collector – Base Breakdown Voltage $(I_C = -0.1 \text{ mAdc}, I_E = 0)$	V <sub>(BR)CBO</sub>	-140			Vdc
Emitter – Base Breakdown Voltage $(I_E = -0.1 \text{ mAdc}, I_C = 0)$	V <sub>(BR)EBO</sub>	-7.0			Vdc
Collector Cutoff Current (V <sub>CB</sub> = -140 Vdc, I <sub>E</sub> = 0)	Ісво			-100	nAdc
Emitter Cutoff Current $(V_{EB} = -6.0 \text{ Vdc})$	I <sub>EBO</sub>			-50	nAdc
ON CHARACTERISTICS					
DC Current Gain (Note 3) $ (I_C = -10 \text{ mA}, V_{CE} = -2.0 \text{ V}) $ $ (I_C = -500 \text{ mA}, V_{CE} = -2.0 \text{ V}) $ $ (I_C = -1.0 \text{ A}, V_{CE} = -2.0 \text{ V}) $ $ (I_C = -2.0 \text{ A}, V_{CE} = -2.0 \text{ V}) $	h <sub>FE</sub>	150 120 80 50	240	360	
Collector – Emitter Saturation Voltage (Note 3) $ \begin{aligned} &(I_C = -0.1 \text{ A}, \ I_B = -0.01 \text{ A}) \\ &(I_C = -0.5 \text{ A}, \ I_B = -0.05 \text{ A}) \\ &(I_C = -1.0 \text{ A}, \ I_B = -0.100 \text{ A}) \\ &(I_C = -2.0 \text{ A}, \ I_B = -0.200 \text{ A}) \end{aligned} $	V <sub>CE(sat)</sub>			-0.040 -0.080 -0.115 -0.250	V
Base – Emitter Saturation Voltage (Note 3) (I <sub>C</sub> = -1.0 A, I <sub>B</sub> = -0.100 A)	V <sub>BE(sat)</sub>			-0.950	V
Base – Emitter Turn–on Voltage (Note 3) (I <sub>C</sub> = -1.0 A, V <sub>CE</sub> = -2.0 V)	V <sub>BE(on)</sub>			-0.850	V
Cutoff Frequency ( $I_C = -100 \text{ mA}$ , $V_{CE} = -5.0 \text{ V}$ , $f = 100 \text{ MHz}$ )	f <sub>T</sub>		120		MHz
Input Capacitance (V <sub>EB</sub> = 2.0 V, f = 1.0 MHz)	Cibo		200		pF
Output Capacitance (V <sub>CB</sub> = 10 V, f = 1.0 MHz)	Cobo		22		pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulsed Condition: Pulse Width = 300 msec, Duty Cycle ≤ 2%.




Figure 1. Power Derating




Figure 2. DC Current Gain




Figure 3. DC Current Gain




Figure 4. Collector-Emitter Saturation Voltage




Figure 5. Collector-Emitter Saturation Voltage




Figure 6. Base-Emitter Saturation Voltage





Figure 7. Base-Emitter Saturation Voltage



V<sub>CE</sub>, COLLECTOR EMITTER VOLTAGE (V)

Figure 13.

I<sub>C</sub>, COLLECTOR CURRENT (A)

Figure 12. Current-Gain Bandwidth Product





Figure 14. Transient Thermal Resistnce

#### PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP** 



#### NOTES


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
  THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM
  THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104
θ	0°		10°	0°		10°

#### STYLE 6:

- PIN 1. BASE
  - EMITTER 2.
  - COLLECTOR

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC date seets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

NSS1C200LT1G