# **Power MOSFET**

# 20 A, 60 V, Logic Level, N-Channel DPAK/IPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

#### **Features**

- AEC Q101 Qualified NTDV20N06L
- These Devices are Pb-Free and are RoHS Compliant

# **Typical Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10 \text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GS</sub>	±15 ±20	Vdc
$ \begin{array}{lll} & \text{Drain Current} \\ & - \text{Continuous} \ @ \ T_A = 25^\circ\text{C} \\ & - \text{Continuous} \ @ \ T_A = 100^\circ\text{C} \\ & - \text{Single Pulse} \ (t_p \! \leq \! 10 \ \mu\text{s}) \end{array} $	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	20 10 60	Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2)	P <sub>D</sub>	60 0.40 1.88 1.36	W W/°C W W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}\text{C}$ ( $V_{DD} = 25 \text{ Vdc}, V_{GS} = 5.0 \text{ Vdc}, L = 1.0 \text{ mH}, I_L(\text{pk}) = 16 \text{ A}, V_{DS} = 60 \text{ Vdc})$	E <sub>AS</sub>	128	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA}$	2.5 80 110	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in from case for 10 seconds	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. When surface mounted to an FR4 board using 1 in pad size, (Cu Area 1.127 in<sup>2</sup>).
- When surface mounted to an FR4 board using recommended pad size, (Cu Area 0.412 in<sup>2</sup>).



# ON Semiconductor®

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX		
60 V	39 mΩ@5.0 V	20 A (Note 1)		











IPAK CASE 369D STYLE 2

# MARKING DIAGRAMS & PIN ASSIGNMENTS





= Assembly Location\*

Y = Year
WW = Work Week
20N6L = Device Code
G = Pb-Free Package

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

# ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS			•			•
Drain-to-Source Breakdown Voltage (Note 3) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 µAdc) Temperature Coefficient (Positive)			60 -	71.3 71.2	- -	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$		I <sub>DSS</sub>	_ _	-	1.0 10	μAdc
Gate-Body Leakage Current (V	<sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	_	±100	nAdc
ON CHARACTERISTICS (Note 3	)					
Gate Threshold Voltage (Note 3 $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coefficient		V <sub>GS(th)</sub>	1.0	1.6 4.6	2.0	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 3) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc)			_	39	48	mΩ
Static Drain-to-Source On-Resistance (Note 3) ( $V_{GS} = 5.0 \text{ Vdc}$ , $I_D = 20 \text{ Adc}$ ) ( $V_{GS} = 5.0 \text{ Vdc}$ , $I_D = 10 \text{ Adc}$ , $T_J = 150^{\circ}\text{C}$ )			_ _	0.81 0.72	1.66 -	Vdc
Forward Transconductance (No	9FS	-	17.5	-	mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	707	990	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>	-	224	320	
Transfer Capacitance	,	$C_{rss}$	-	72	105	
SWITCHING CHARACTERISTIC	S (Note 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	_	9.6	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 20 \text{ Adc}, V_{GS} = 5.0 \text{ Vdc},$	t <sub>r</sub>	-	98	200	
Turn-Off Delay Time	$R_G = 9.1 \Omega$ ) (Note 3)	t <sub>d(off)</sub>	-	25	50	
Fall Time		t <sub>f</sub>	_	62	120	
Gate Charge	0/ 40 // 1 00 4 1	$Q_{T}$	_	16.6	32	nC
	$(V_{DS} = 48 \text{ Vdc}, I_D = 20 \text{ Adc}, V_{GS} = 5.0 \text{ Vdc}) \text{ (Note 3)}$	$Q_1$	_	5.5	-	
*G5 = 0.0 *40) (1100 0)		$Q_2$	-	8.5	_	
SOURCE-DRAIN DIODE CHARA	ACTERISTICS					
Forward On-Voltage	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	V <sub>SD</sub>		0.97 0.85	1.2 -	Vdc
Reverse Recovery Time	(1 00 A de )/ 0 )/ d	t <sub>rr</sub>	-	42	-	ns
	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 3)	t <sub>a</sub>	-	30	_	
a.g.a. 100 / 0,100 0)		t <sub>b</sub>	-	12	_	
Reverse Recovery Stored Charge		$Q_{RR}$	_	0.066	-	μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.


## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD20N06LG	DPAK (Pb-Free)	75 Units / Rail
NTD20N06L-1G	IPAK (Straight Lead) (Pb-Free)	75 Units / Rail
NTD20N06LT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTDV20N06LT4G	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>4.</sup> Switching characteristics are independent of operating junction temperatures.


40



 $V_{DS} \ge 10 \text{ V}$   $V_{DS}$ 

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On–Resistance versus Gate–to–Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$  Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G/(V_{GG} - V_{GSP})$$
  
$$t_f = Q_2 x R_G/V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$   $R_G$  = the gate drive resistance

and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


$$t_{d(on)} = R_G \ C_{iss} \ In \ [V_{GG}/(V_{GG} - V_{GSP})]$$

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ 

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance — General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_p$ , $t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_{D}$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_{D}$  can safely be assumed to equal the values indicated.

### **SAFE OPERATING AREA**




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

#### PACKAGE DIMENSIONS

# **DPAK (SINGLE GAUGE)**

CASE 369C **ISSUE E** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE

  - DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
     ADAILMS A AND B ARE DETERMINED AT DATUM PLANE H.
  - 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090 BSC		2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114 REF		2.90	REF	
L2	0.020 BSC		0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


#### **SOLDERING FOOTPRINT\***




<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

### **IPAK** CASE 369D **ISSUE C**





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090 BSC		2.29	BSC	
Н	0.034	0.040	0.87 1.0		
J	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN

- 3. SOURCE DRAIN

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NTDV20N06LT4G