## **Power MOSFET** 30 V, 41 A, Single N–Channel, DPAK/IPAK

#### Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb–Free Devices

#### Applications

- CPU Power Delivery
- DC–DC Converters

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parar	Symbol	Value	Unit		
Drain-to-Source Volta	V <sub>DSS</sub>	30	V		
Gate-to-Source Volta	ge		V <sub>GS</sub>	±20	V
Continuous Drain		$T_A = 25^{\circ}C$	Ι <sub>D</sub>	12.1	А
Current (R <sub>θJA</sub> ) (Note 1)		T <sub>A</sub> = 100°C		8.6	
Power Dissipation $(R_{\theta JA})$ (Note 1)		$T_A = 25^{\circ}C$	PD	2.6	W
Continuous Drain Current (R <sub>θ.IA</sub> )		$T_A = 25^{\circ}C$	Ι <sub>D</sub>	8.8	А
(Note 2)	Steady	$T_A = 100^{\circ}C$		6.2	
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	$T_A = 25^{\circ}C$	PD	1.37	W
Continuous Drain		$T_{C} = 25^{\circ}C$	Ι <sub>D</sub>	41	А
Current (R <sub>θJC</sub> ) (Note 1)		$T_C = 100^{\circ}C$		29	
Power Dissipation $(R_{\theta JC})$ (Note 1)		$T_{C} = 25^{\circ}C$	P <sub>D</sub>	29.4	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	167	А
Current Limited by Pac	kage	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	60	А
Operating Junction and	Storage T	lemperature	T <sub>J</sub> , T <sub>stg</sub>	–55 to 175	°C
Source Current (Body Diode)			۱ <sub>S</sub>	27	А
Drain to Source dV/dt			dV/dt	7.0	V/ns
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche} \\ \mbox{Energy } (T_J = 25^\circ C, \ V_{DD} = 50 \ V, \ V_{GS} = 10 \ V, \\ \mbox{L} = 0.1 \ mH, \ I_{L(pk)} = 24 \ A, \ R_G = 25 \ \Omega) \end{array} $			E <sub>AS</sub>	28	mJ
Lead Temperature for S (1/8" from case for 10 s		urposes	ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.


2. Surface-mounted on FR4 board using the minimum recommended pad size.





## **ON Semiconductor®**


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	8.0 mΩ @ 10 V	41 A
50 V	12 mΩ @ 4.5 V	417









G = Pb–Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ extsf{ heta}JC}$	5.1	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	4.3	
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	58.2	
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	110	

3. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.

4. Surface-mounted on FR4 board using the minimum recommended pad size.

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS						•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I	<sub>D</sub> = 250 μA	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				15		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1.0	μΑ
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V	<sub>GS</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$		1.0	1.7	2.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		6.5	8.0	mΩ
			Ι 15 Δ		65		1

Forward Transconductance	gFS	V <sub>DS</sub> = 1.5 V	, I <sub>D</sub> = 30 A	52	
			I <sub>D</sub> = 15 A	9.5	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A	9.5	12
			I <sub>D</sub> = 15 A	6.5	

#### CHARGES AND CAPACITANCES

Input Capacitance	C <sub>iss</sub>		1314	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 15 V	487	
Reverse Transfer Capacitance	C <sub>rss</sub>		17.4	
Total Gate Charge	Q <sub>G(TOT)</sub>		7.6	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V,	2.1	
Gate-to-Source Charge	Q <sub>GS</sub>	I <sub>D</sub> = 30 A	4.3	
Gate-to-Drain Charge	Q <sub>GD</sub>		1.3	
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V}, I_D = 30 \text{ A}$	17.5	nC

s

#### SWITCHING CHARACTERISTICS (Note 6)

Turn-On Delay Time	t <sub>d(on)</sub>		11	ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V,	21	
Turn–Off Delay Time	t <sub>d(off)</sub>	$I_D$ = 15 A, $R_G$ = 3.0 $\Omega$	17	
Fall Time	t <sub>f</sub>		2.7	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%.

6. Switching characteristics are independent of operating junction temperatures.

7. Assume terminal length of 110 mils.

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit
Turn-On Delay Time	t <sub>d(on)</sub>				8.0		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V,	V <sub>DS</sub> = 15 V,		19		
Turn-Off Delay Time	t <sub>d(off)</sub>	I <sub>D</sub> = 15 A, I			21		
Fall Time	t <sub>f</sub>	1			2.3		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$		0.9	1.1	V
		$V_{GS} = 0 V,$ $I_{S} = 30 A$	T <sub>J</sub> = 125°C		0.8		
Reverse Recovery Time	t <sub>RR</sub>				30		ns
Charge Time	ta	V <sub>GS</sub> = 0 V, dls/	dt = 100 A/μs,		16		
Discharge Time	tb	I <sub>S</sub> = 30 A			14		
Reverse Recovery Time	Q <sub>RR</sub>				20		nC
PACKAGE PARASITIC VALUES		4			•	•	
Source Inductance (Note 7)					2 99		nH

Source Inductance (Note 7)	L <sub>S</sub>		2.99		nH
Drain Inductance, DPAK	L <sub>D</sub>		0.0164		
Drain Inductance, IPAK (Note 7)	L <sub>D</sub>	$T_A = 25^{\circ}C$	1.88		
Gate Inductance (Note 7)	L <sub>G</sub>		4.9		
Gate Resistance	R <sub>G</sub>		1.0	2.0	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%. 6. Switching characteristics are independent of operating junction temperatures.


7. Assume terminal length of 110 mils.

#### **ORDERING INFORMATION**


Order Number	Package	Shipping <sup>†</sup>
NTD4909NT4G	DPAK (Pb–Free)	2500 / Tape & Reel
NTD4909N-1G	IPAK (Pb–Free)	75 Units / Rail
NTD4909N-35G	IPAK Trimmed Lead (Pb-Free)	75 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.











### **TYPICAL CHARACTERISTICS**









#### PACKAGE DIMENSIONS

3.5 MM IPAK, STRAIGHT LEAD CASE 369AD **ISSUE B** 






- NOTES: 1... DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2... CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

	MILLIN					
	MILLIMETERS					
DIM	MIN	MAX				
Α	2.19	2.38				
A1	0.46	0.60				
A2	0.87	1.10				
b	0.69	0.89				
b1	0.77	1.10				
D	5.97	6.22				
D2	4.80					
Е	6.35	6.73				
E2	4.57	5.45				
E3	4.45	5.46				
е	2.28	BSC				
L	3.40	3.60				
L1		2.10				
L2	0.89	1.27				

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

**IPAK** CASE 369D **ISSUE C** 



NOTES: DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.

¥.

Ζ

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	


STYLE 2: PIN 1. GATE 2. DRAIN


3. SOURCE

4. DRAIN

#### PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA ISSUE B





NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: INCHES.
- CONTROLLING DIMENSION: INCHES.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- 4. DIMENSIONS 03, L3 and 2. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
с	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Ζ	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**ON Semiconductor** and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com
 Order Literature: http://www.onsemi.com/orderlit

Europe, Middle East and Africa Technical Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NTD4909NT4G NTD4909NA-35G