Power MOSFET 20 V, 5.6 A Single N-Channel, TSOP-6

Features

- Leading Edge Trench Technology for Low On Resistance
- Low Gate Charge for Fast Switching
- Small Size (3 x 2.75 mm) TSOP-6 Package
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- This is a Pb–Free Device

Applications

- DC-DC Converters
- Lithium Ion Battery Applications
- Load/Power Switching

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating			Symbol	Value	Unit	
Drain-to-Source Voltage			V _{DSS}	20	V	
Gate-to-Source Voltage			V _{GS}	±8	V	
Continuous Drain Current (Note 1)	Steady State	$T_A = 25^{\circ}C$		5.6		
		$T_A = 85^{\circ}C$	I _D	4.1	А	
	t ≤ 10 s	T _A = 25°C		6.2		
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.1	w	
	t ≤ 10 s			1.4		
Continuous Drain Current	Steady State	T _A = 25°C		4.2	Α	
(Note 2)		$T_A = 85^{\circ}C$	ID	3.0		
Power Dissipation (Note 2)		$T_A = 25^{\circ}C$	PD	0.6	w	
$Pulsed \ Drain \ Current \qquad t_P \leq 10 \ s$			I _{DM}	19	А	
Operating and Storage Temperature Range			T _J , T _{stg}	-55 to 150	°C	
Source Current (Body Diode)			۱ _S	1.0	А	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)		110	
Junction-to-Ambient – t \leq 10 s (Note 1)	$R_{\theta JA}$	90	°C/W
Junction-to-Ambient - Steady State (Note 2)		200	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using 1 in sq pad size
- (Cu area = 1.127 in sq [1 oz] including traces)


2. Surface-mounted on FR4 board using the minimum recommended pad size



ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} mAX	I _D Max
20 V	24 mΩ @ 4.5 V	5.6 A
	32 mΩ @ 2.5 V	4.9 A



MARKING DIAGRAM & PIN ASSIGNMENT





- XX = Specific Device Code M = Date Code* • = Pb-Free Package
- (Note: Microdot may be in either location)
- *Date Code orientation may vary depending upon manufacturing location.

ORDERING INFORMATION


See detailed ordering and shipping information ion page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V; I _D = 250 μ A		20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				9.8		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V; V_{DS} = 16 V, T_{J} = 25^{\circ}C$				1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0, V_{GS} =$	= ±8 V			100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D =$	250 μΑ	0.4	0.6	1.4	V
Negative Temperature Coefficient	V _{GS(TH)} /T _J				3.4		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	V _{GS} = 4.5 V, I _D V _{GS} = 2.5 V, I _D			19 25	24 32	mΩ
Forward Transconductance	9 FS	V _{DS} = 10 V, I _D	= 5.6 A		8.2		S
CHARGES, CAPACITANCE, & GATE RES						1	
Input Capacitance	C _{ISS}				935		
Output Capacitance	C _{OSS}	V _{GS} = 0 \ f = 1 MH;			169		- - - pF
Reverse Transfer Capacitance	C _{RSS}	V _{DS} = 16	V		104		
Input Capacitance	C _{ISS}		,		965		
Output Capacitance	C _{OSS}	V _{GS} = 0 \ f = 1 MH;	Ζ,		198		
Reverse Transfer Capacitance	C _{RSS}	$V_{\rm DS} = 10$ V			110		-
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 V$ $V_{DS} = 16 V$ $I_{D} = 5.6 A$ $V_{GS} = 4.5 V$ $V_{DS} = 5.0 V$ $I_{D} = 6.2 A$			13.2	20.3	- nC
Threshold Gate Charge	Q _{G(TH)}				0.60		
Gate-to-Source Charge	Q _{GS}				1.5		
Gate-to-Drain Charge	Q _{GD}				4.2		
Total Gate Charge	Q _{G(TOT)}				11.8	18.0	
Threshold Gate Charge	Q _{G(TH)}				0.6		
Gate-to-Source Charge	Q _{GS}				1.4		
Gate-to-Drain Charge	Q _{GD}				2.7		
SWITCHING CHARACTERISTICS, $V_{GS} = 4$	4.5 V (Note 4)						
Turn-On Delay Time	t _{d(ON)}				6.3	12.6	ne
Rise Time	t _r	V _{GS} = 4.5 V _{DD} = 16	V, V,		7.3	13.5	
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 1 \text{ A},$ $R_G = 3 \Omega$			21.7	35.1	– ns
Fall Time	t _f				9.7	17.6	
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 1.0 A	$T_J = 25^{\circ}C$		0.7	1.2	V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 Vdc, dI _{SD} /dt = 100 A/µs, I _S = 1.0 A			20.4		
Charge Time	t _a				8.1		ns
Discharge Time	t _b				11.6		
Reverse Recovery Charge	Q _{RR}				8.8		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperature.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





Table 1. ORDERING INFORMATION

Part Number	Marking (XX)	Package	Shipping [†]
NTGS3130NT1G	S9	TSOP-6 (Pb-Free)	3000 / Tape & Reel
NVGS3130NT1G	VS9	TSOP-6 (Pb-Free)	3000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSOP-6 CASE 318G-02 **ISSUE V**



RECOMMENDED SOLDERING FOOTPRINT*



NOTES:

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

- 2
- CONTROLLING DIMENSION: MILLIMETERS. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM З.
- LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D 4. AND E1 ARE DETERMINED AT DATUM H. 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

	MILLIMETERS		
DIM	MIN	NOM	MAX
Α	0.90	1.00	1.10
A1	0.01	0.06	0.10
b	0.25	0.38	0.50
С	0.10	0.18	0.26
D	2.90	3.00	3.10
E	2.50	2.75	3.00
E1	1.30	1.50	1.70
е	0.85	0.95	1.05
L	0.20	0.40	0.60
L2	0.25 BSC		
М	0°	-	10°

STYLE 1: PIN 1. DRAIN

2.	DRAIN
3.	GATE
4.	SOURCE
5.	DRAIN

6. DRAIN

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unarrest are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and evaponees and reasonable attraction does out of directive any deim of expression inverted expression and the experiment of evaponets on the directive and evaponets of evaponets on the directive and evaponets on the evaponets on the experiment. expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even is such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: <u>NTGS3130NT1G</u> <u>NVGS3130NT1G</u>