# **Power MOSFET**

## 40 V, 4.2 m $\Omega$ , 120 A, Single N–Channel

#### Features

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5832NLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

()					
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V
Gate-to-Source Voltage			V <sub>GS</sub>	± 20	V
Continuous Drain Cur-		T <sub>mb</sub> = 25°C	Ι <sub>D</sub>	120	А
rent R $_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady	$T_{mb} = 100^{\circ}C$		84	
Power Dissipation	State	T <sub>mb</sub> = 25°C	PD	127	W
R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)		T <sub>mb</sub> = 100°C		64	
Continuous Drain Cur-		$T_A = 25^{\circ}C$	I <sub>D</sub>	21	А
rent $R_{\theta JA}$ (Notes 1, 3, 4)	Steady	T <sub>A</sub> = 100°C		15	1
Power Dissipation	State	T <sub>A</sub> = 25°C	PD	3.7	W
R <sub>θJA</sub> (Notes 1 & 3)		T <sub>A</sub> = 100°C		1.9	
Pulsed Drain Current	T <sub>A</sub> = 25	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	557	А
Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>stg</sub>	– 55 to + 175	°C	
Source Current (Body Diode)			۱ <sub>S</sub>	120	А
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>GS</sub> = 10 V, I <sub>L(pk)</sub> = 52 A, L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$ )		E <sub>AS</sub>	134	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\PsiJ-mb}$	1.2	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\thetaJA}$	40	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Psi  $(\Psi)$  is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.

Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
Maximum current for pulses as long as 1 second is higher but is dependent


on pulse duration and duty cycle.




## **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	$4.2 \text{ m}\Omega @ 10 \text{ V}$	100.4
40 V	6.5 mΩ @ 4.5 V	120 A





### ORDERING INFORMATION


See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				34.2		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	T <sub>J</sub> = 25 °C			1	<u> </u>
		$V_{DS} = 40 \text{ V}$ $T_{J} = 125^{\circ}\text{C}$				100	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V				±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA		1.4		2.4	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.4		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A		3.1	4.2	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 20 A		5.0	6.5	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 20 A		21		S
CHARGES, CAPACITANCES & GATE RESIS	TANCE						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			2700		pF
Output Capacitance	C <sub>OSS</sub>				360		
Reverse Transfer Capacitance	C <sub>RSS</sub>				250		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 20 V; $I_{D}$ = 20 A			25		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 20 V; $I_{D}$ = 20 A			51		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 20 A			2.0		nC V
Gate-to-Source Charge	Q <sub>GS</sub>				8.0		
Gate-to-Drain Charge	Q <sub>GD</sub>				12.7		
Plateau Voltage	V <sub>GP</sub>				3.2		
SWITCHING CHARACTERISTICS (Note 6)							
Turn–On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 20 V, I <sub>D</sub> = 10 A, R <sub>G</sub> = 1.0 Ω			13		ns
Rise Time	t <sub>r</sub>				24		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				27		
Fall Time	t <sub>f</sub>				8.0		
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	V <sub>SD</sub> V <sub>GS</sub> = 0 V I <sub>S</sub> = 5 A	$V_{GS} = 0 V_{c}$	$T_J = 25^{\circ}C$		0.73	1.2	
		$I_{\rm S} = 5 \rm A$	T <sub>J</sub> = 125°C		0.57		V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/µs, I <sub>S</sub> = 10 A			28.6		ns
Charge Time	ta				14		
Discharge Time	t <sub>b</sub>				14.5		
Reverse Recovery Charge	Q <sub>RR</sub>				23.4		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V) Figure 11. Maximum Rated Forward Biased Safe Operating Area

Package Limit

1

0.01 0.1

10

100

#### **TYPICAL CHARACTERISTICS**





Figure 12. Thermal Response

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5832NLT1G	V5832L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5832NLWFT1G	5832LW	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5832NLT3G	V5832L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5832NLWFT3G	5832LW	DFN5 (Pb-Free)	5000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**ON Semiconductor** and **UD** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized applicable copyright laws and is not for resard in manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421-32-700-9910

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: <u>NVMFS5832NLT3G</u> <u>NVMFS5832NLT1G</u>