



# Automotive-grade dual N-channel 60 V, 22.5 mΩ typ., 7.8 A STripFET™ F3 Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

| Order code | V <sub>DS</sub> | R <sub>DS(on)</sub> max. | ΙD    |
|------------|-----------------|--------------------------|-------|
| STL8DN6LF3 | 60 V            | 30 mΩ                    | 7.8 A |



- AEC-Q101 qualified
- Logic level V<sub>GS(th)</sub>
- 175 °C junction temperature
- 100 % avalanche rated
- Wettable flank package

### **Applications**

• Switching applications

### **Description**

This device is a dual N-channel Power MOSFET developed using STripFET™ F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

Table 1: Device summary

| Order code | Marking | Package                      | Packing       |
|------------|---------|------------------------------|---------------|
| STL8DN6LF3 | 8DN6LF3 | PowerFLAT™ 5x6 double island | Tape and reel |

May 2017 DocID022261 Rev 6 1/15

Contents STL8DN6LF3

### **Contents**

| 1 | Electric | al ratings                                   |    |
|---|----------|--|----|
|   |          | al characteristics                           |    |
|   |          | Electrical characteristics (curves)          |    |
| 3 | Test cir | cuits  | 8  |
| 4 | Packag   | e information                                |    |
|   | 4.1      | PowerFLAT™ 5x6 WF type R package information |    |
|   | 4.2      | PowerFLAT™ 5x6 WF packing information        | 12 |
| 5 | Revisio  | n history                                    | 14 |

STL8DN6LF3 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol                            | Parameter   | Value      | Unit |
|-----------------------------------|---|------------|------|
| V <sub>G</sub> s                  | Gate-source voltage                                     | ±20        | V    |
| V <sub>DS</sub>                   | Drain-source voltage                                    | 60         | V    |
| I <sub>D</sub> <sup>(1)</sup>     | Drain current (continuous) at T <sub>C</sub> = 25 °C    | 20         | Α    |
| ΙD                                | Drain current (continuous) at T <sub>C</sub> = 100 °C   | 20         | Α    |
| I <sub>D</sub> <sup>(2)</sup>     | Drain current (continuous) at T <sub>pcb</sub> = 25 °C  | 7.8        | Α    |
| ID(=)                             | Drain current (continuous) at T <sub>pcb</sub> = 100 °C | 5.5        | Α    |
| I <sub>DM</sub> <sup>(2)(3)</sup> | Drain current (pulsed)                                  | 31.2       | Α    |
| Ртот                              | Total dissipation at T <sub>C</sub> = 25 °C             | 65         | W    |
| P <sub>TOT</sub> <sup>(2)</sup>   | Total dissipation at T <sub>pcb</sub> = 25 °C           | 4.3        | W    |
| lav                               | Non-repetitive avalanche current                        | 7.8        | Α    |
| E <sub>AS</sub> <sup>(4)</sup>    | Single pulse avalanche energy 190                       |            | mJ   |
| Tj                                | Operating junction temperature range                    |            | °C   |
| T <sub>stg</sub>                  | Storage temperature range                               | -55 to 175 | °C   |

#### Notes:

Table 3: Thermal data

| Symbol                              | Parameter                        | Value | Unit  |
|-------------------------------------|----------------------------------|-------|-------|
| R <sub>thj-case</sub>               | Thermal resistance junction-case | 2.3   | °C/W  |
| R <sub>thj-pcb</sub> <sup>(1)</sup> | Thermal resistance junction-pcb  | 35    | -C/VV |

#### Notes:

 $<sup>^{(1)}</sup>$ Current is limited by bonding, with R<sub>thJC</sub> = 2.3 °C/W; the chip is able to carry 30 A at 25 °C.

 $<sup>^{(2)}\!</sup>When$  mounted on an 1 inch² 2 Oz. Cu board, t < 10 s

<sup>(3)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(4)}</sup>$ Starting T<sub>J</sub> = 25 °C, I<sub>D</sub> = I<sub>AS</sub>, V<sub>DD</sub> = 25 V

 $<sup>^{(1)}</sup>$ When mounted on an 1 inch<sup>2</sup> 2 Oz. Cu board, t < 10 s

Electrical characteristics STL8DN6LF3

### 2 Electrical characteristics

4/15

(T<sub>C</sub>= 25 °C unless otherwise specified)

Table 4: On/off states

| Symbol               | Parameter                       | Test conditions                                | Min. | Тур. | Max. | Unit |
|----------------------|---------------------------------|--|------|------|------|------|
| V <sub>(BR)DSS</sub> | Drain-source breakdown voltage  | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$  | 60   |      |      | ٧    |
| IDSS                 | Zero gate voltage drain current | V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 60 V  |      |      | 1    | μΑ   |
| Igss                 | Gate-body leakage current       | V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V |      |      | ±100 | nA   |
| V <sub>GS(th)</sub>  | Gate threshold voltage          | $V_{DS} = V_{GS}$ , $I_D = 250 \mu A$          | 1    |      | 2.5  | V    |
| D-ac                 | Static drain-source             | $V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$     |      | 22.5 | 30   | mΩ   |
| R <sub>DS(on)</sub>  | on-resistance                   | $V_{GS} = 5 \text{ V}, I_{D} = 4 \text{ A}$    |      | 30   | 44   | mΩ   |

**Table 5: Dynamic** 

| Symbol           | Parameter                    | Test conditions  | Min. | Тур. | Max. | Unit |
|------------------|------------------------------|--|------|------|------|------|
| C <sub>iss</sub> | Input capacitance            |  | -    | 668  | ı    | pF   |
| Coss             | Output capacitance           | $V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$                  | -    | 144  | -    | pF   |
| Crss             | Reverse transfer capacitance | $V_{GS} = 0 V$   | -    | 14   | 1    | pF   |
| Qg               | Total gate charge            | $V_{DD} = 30 \text{ V}, I_D = 7.8 \text{ A},$                | -    | 13   | -    | nC   |
| Qgs              | Gate-source charge           | V <sub>GS</sub> = 0 to 10 V<br>(see Figure 14: "Test circuit | -    | 2.4  | ı    | nC   |
| Q <sub>gd</sub>  | Gate-drain charge            | for gate charge behavior")                                   | -    | 3    | -    | nC   |
| R <sub>G</sub>   | Intrinsic gate resistance    | f = 1 MHz open drain   | -    | 4    | 1    | Ω    |

**Table 6: Switching times** 

| Symbol              | Parameter           | Test conditions   | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t <sub>d(on)</sub>  | Turn-on delay time  | $V_{DD} = 30 \text{ V}, I_D = 4 \text{ A},$                           | -    | 9    | -    | ns   |
| tr                  | Rise time           | $R_G = 4.7 \Omega$ , $V_{GS} = 10 V$<br>(see Figure 13: "Test circuit | -    | 7.7  | -    | ns   |
| t <sub>d(off)</sub> | Turn-off delay time | for resistive load switching  | -    | 32.5 | -    | ns   |
| t <sub>f</sub>      | Fall time           | times" and Figure 18: "Switching time waveform")                      | -    | 5    | -    | ns   |

Table 7: Source drain diode


| Symbol                          | Parameter                     | Test conditions  | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|--|------|------|------|------|
| Isp                             | Source-drain current          |  | -    |      | 7.8  | Α    |
| I <sub>SDM</sub> <sup>(1)</sup> | Source-drain current (pulsed) |  | -    |      | 31.2 | Α    |
| V <sub>SD</sub> <sup>(2)</sup>  | Forward on voltage            | V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 7.8 A                                   | -    |      | 1.3  | V    |
| t <sub>rr</sub>                 | Reverse recovery time         | $I_{SD} = 7.8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$             | -    | 30   |      | ns   |
| Qrr                             | Reverse recovery charge       | $V_{DD} = 48 \text{ V}, T_{J} = 150 \text{ °C}$<br>(see Figure 15: "Test circuit | -    | 35   |      | nC   |
| I <sub>RRM</sub>                | Reverse recovery current      | for inductive load switching and diode recovery times")                          | -    | 2.35 |      | Α    |

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Pulse width is limited by safe operating area.

 $<sup>^{(2)}\</sup>text{Pulse}$  test: pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%

# 2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

AM13008v1

VGS=10V

25

20


15


10


5


0

1 2 3 4 VDS(V)












Figure 10: Normalized gate threshold voltage vs. temperature

VGS(th) ID=250µA

1.2

1.0

0.8

0.6

0.4


25


75

125

-75

-25





TJ(°C)

**Test circuits** STL8DN6LF3


behavior


47 kΩ


1 kΩ

⊥ 100 nF

#### 3 **Test circuits**







STL8DN6LF3 Package information

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 PowerFLAT™ 5x6 WF type R package information

Figure 19: PowerFLAT™ 5x6 WF type R package outline BOTTOM VIEW 5 E3 E3 Detail A Scale 3:1 62 0.08 L(x4) b(x8) D5(x4) D4 SIDE VIEW A Detail A ŏ 8231817 R WF Rev 15

**57**/

Table 8: PowerFLAT™ 5x6 WF type R mechanical data

|      |       | mm    |       |
|------|-------|-------|-------|
| Dim. | Min.  | Тур.  | Max.  |
| А    | 0.80  |       | 1.00  |
| A1   | 0.02  |       | 0.05  |
| A2   |       | 0.25  |       |
| b    | 0.30  |       | 0.50  |
| С    | 5.80  | 6.00  | 6.10  |
| D    | 5.00  | 5.20  | 5.40  |
| D2   | 4.15  |       | 4.45  |
| D3   | 4.05  | 4.20  | 4.35  |
| D4   | 4.80  | 5.00  | 5.10  |
| D5   | 0.25  | 0.4   | 0.55  |
| D6   | 0.15  | 0.3   | 0.45  |
| е    |       | 1.27  |       |
| Е    | 6.20  | 6.40  | 6.60  |
| E2   | 3.50  |       | 3.70  |
| E3   | 2.35  |       | 2.55  |
| E4   | 0.40  |       | 0.60  |
| E5   | 0.08  |       | 0.28  |
| E6   | 0.20  | 0.325 | 0.45  |
| E7   | 0.85  | 1.00  | 1.15  |
| E9   | 4.00  | 4.20  | 4.40  |
| E10  | 3.55  | 3.70  | 3.85  |
| K    | 1.275 |       | 1.575 |
| L    | 0.725 | 0.825 | 0.925 |
| L1   | 0.175 | 0.275 | 0.375 |
| θ    | 0°    |       | 12°   |

STL8DN6LF3 Package information




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

Package information STL8DN6LF3

# 4.2 PowerFLAT™ 5x6 WF packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape






Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

Revision history STL8DN6LF3

#### **Revision history** 5

Table 9: Document revision history

| Date        | Revision | Changes  |  |
|-------------|----------|--|--|
| 11-Oct-2011 | 1        | First release.   |  |
| 19-Jun-2012 | 2        | Added Section 2.1: Electrical characteristics (curves). Updated Section 4: Package mechanical data and title on the cover page.  |  |
| 26-Jun-2012 | 3        | Document status promoted from preliminary to production data.  |  |
| 24-Oct-2013 | 4        | <ul> <li>Updated title and features in cover page</li> <li>Modified: VGS(th) value in Table 4</li> <li>Updated: Section 4: Package mechanical data and Section 5: Packaging mechanical data</li> <li>Minor text changes</li> </ul>         |  |
| 20-Feb-2014 | 5        | <ul> <li>Added: Features in cover page</li> <li>Added: note 1 in Table 1</li> <li>Added: Table 20 and Table 9</li> <li>Added: Figure 23</li> <li>Minor text changes</li> </ul>   |  |
| 11-May-2017 | 6        | Updated title and description on cover page.  Updated Figure 6: "Normalized V <sub>(BR)DSS</sub> vs. temperature" and Figure 11: "Normalized on-resistance vs. temperature".  Updated Section 4: "Package information"  Minor text changes |  |

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

